



Karnatak Law Society's
Vishwanathrao Deshpande Institute of Technology, Haliyal
(Approved by AICTE, New Delhi. Affiliated to VTU, Belagavi)
(Recognized Under Section 2(f) by UGC, New Delhi)
Udyog Vidya Nagar, Haliyal - 581329, Dist: Uttar Kannada
Phone: 08284-220861, 220334, 221409, Fax: 08284-220813
Web: www.klsvit.edu.in Email: klsvit@yahoo.com / principal@klsvit.edu.in



Department of Electronics & Communication Engineering

BASIC ELECTRONICS (18ELN14/24)

SCHEME & SOLUTION

Aug/Sept 2020

Prepared By

Dr. Vikas Balikai

(Vikas)

26.07.2021

Head of the Department
Dept. of Electronic & Communication Engg.
KLS V.D.I.T., HALIYAL (U.K.)

First/Second Semester B.E. Degree Examination, Aug./Sept.2020
Basic Electronics

Time: 3 hrs.

Max. Marks: 100

Note: Answer any **FIVE** full questions, choosing **ONE** full question from each module.

Module-1

1. a. Explain the operation of PN – junction diode under forward and reverse bias condition. (08 Marks)
- b. Explain how zener diode can be used as voltage regulator. (06 Marks)
- c. A silicon diode has $I_s = 10\text{nA}$. operating at 25°C . Calculate diode current I_D for a forward bias of 0.6V . (06 Marks)

OR

2. a. With neat circuit diagram, explain the operation of center tapped full wave rectifier. Draw input and output waveforms. (08 Marks)
- b. Explain photo diode and LED in brief. (06 Marks)
- c. Explain LM7805 fixed voltage regulator. (06 Marks)

Module-2

3. a. Explain construction and operation of n-channel JFET. Draw transfer and drain characteristic. (08 Marks)
- b. Explain the operation of CMOS inverter. (06 Marks)
- c. A n-channel JFET has $I_{DSS} = 8\text{mA}$, $V_p = -4\text{V}$. Determine I_D for $V_{GS} = -1\text{V}$ and $V_{GS} = -2\text{V}$. (06 Marks)

OR

4. a. Explain construction and operation of n – channel depletion MOSFET. (08 Marks)
- b. Explain the operation of SCR using 2 – Transistor model. (06 Marks)
- c. Explain natural and forced commutation turn off methods of SCR. (06 Marks)

Module-3

5. a. Define following terms with respect to OP –Amp : i) CMRR ii) Input offset voltage iii) Slew rate. Also mention op-amp ideal characteristics. (08 Marks)
- b. A certain op-amp has an open loop differentials voltage gain of 1,00,000 and CMRR = 4,00,000. Determine common mode gain and express CMRR in decibels. (06 Marks)
- c. Explain op-amp as integrator. (06 Marks)

OR

6. a. With neat circuit, explain the operation of three input adder circuit. Derive expression for V_o . (08 Marks)
- b. A non inverting amplifier has closed loop gain of 25. If input voltage $V_i = 10\text{mV}$, $R_f = 10\text{K}\Omega$ determine the value of R_1 and output voltage V_o . (06 Marks)
- c. Explain difference amplifier using op-amp. (06 Marks)

Dahil

Module-4

- 7 a. With neat circuit, explain transistor as an amplifier. Derive expression for voltage gain. (08 Marks)
- b. Mention types of feedback amplifier. With block diagram, explain voltage series feedback amplifier. (06 Marks)
- c. A negative feedback amplifier has gain $A = 1000$ and bandwidth of 200KHz. Calculate gain and bandwidth with feedback if feedback factor $\beta = 20\%$. (06 Marks)

OR

- 8 a. What is phase shift oscillator? Explain with circuit, RC phase shift oscillator. (08 Marks)
- b. Explain with circuit, Astable multivibrator using IC 555. (06 Marks)
- c. An Astable multivibrator circuit has $R_1 = 6.8K\Omega$, $R_2 = 4.7K\Omega$, $C = 0.1\mu F$. Calculate frequency of oscillation and duty cycle (06 Marks)

Module-5

- 9 a. Convert :
- i) $(2467.125)_{10} = (?)_2 = (?)_{16}$
- ii) $(765.16)_8 = (?)_{10} = (?)_2$
- iii) $(101111.101)_2 = (?)_8 = (?)_{10}$. (08 Marks)
- b. Explain full adder using truth table and expression. Implement sum and carry expressions. (06 Marks)
- c. Implement half adder using NAND gates. (06 Marks)

OR

- 10 a. State and prove De-Morgan's theorems for two variables. (08 Marks)
- b. With the help of logic diagram and truth table, explain the working of clocked SR – Flip flop. (06 Marks)
- c. Explain the basic block diagram of communication system. (06 Marks)

1.A Explain the operation of PN junction diode under forward and reverse bias condition.

8 Marks

Soln




Fig. 1(a) Diode under forward bias




Fig 1(b) Diode under reverse bias

under forward bias

Fig 1(a) shows the PN junction diode under forward bias condition

- The diode is said to be in f/b when P side of the diode is at highest potential & N-side of the diode is at lowest potential.
- Under this scenario, the depletion width reduces & helps in conduction of the current.
- The min voltage required to break the depletion width is 0.7V in Silicon & 0.3 in Germanium.

under reverse bias

- When P side of the ~~battery~~ diode is connected to -ve side of the battery & N-side of the diode is connected to +ve side of the battery, the diode is said to be in reverse bias.
- During reverse bias mode, the depletion width reduces & there will be no current or very very less current flowing through the diode. Fig 1(b).

Valki




Fig 1(c) - Diode characteristics

Diode symbol



Fig 1(d) Diode symbol

Jalil

1.B Explain how zener diode can be used as voltage regulator.

6 Marks

Zener diode accepts unregulated DC supply as i/p & provides constant DC o/p irrespective of changes in the load current & line voltage.




Fig 1(d) Zener diode as voltage regulator

- Zener diode operates in reverse breakdown region & has constant voltage V_Z across its terminals.
- For zener diode to operate in breakdown, line dc i/p V_i must be greater than the zener breakdown voltage V_Z
i.e $V_i > V_Z$

Analysis: Since R_L & zener diode are in parallel, voltage across R_L = voltage across zener diode i.e $V_o = V_Z$ - ①
 $\therefore V_o$ will be constant because V_Z is constant.

$\therefore V_o$ will remain constant even if there is any fluctuations in V_i until $V_i > V_Z$ condition is maintained.

From Fig 1(d) $I = I_Z + I_L$ - ②

$$I_Z = I - I_L \quad \text{using ② in ③} \quad I_Z = \left[\frac{V_i - V_o}{R} \right] - I_L \quad \text{④}$$

$$\text{but } I = \frac{V_i - V_o}{R} \quad \text{⑤} \quad \text{④ represents current through zener diode}$$

Considering V_i varies b/w V_{imin} & V_{imax} & I_L varies b/w I_{Lmin} & I_{Lmax} , I_Z b/w I_{Zmin} & I_{Zmax}

J
July

We can write $I_{Z\min} < I_Z < I_{Z\max}$ - (6)

now $I_{Z\max}$ = max Zener current flows when

$$V_i^o = V_{imax}$$

$$\text{& } V_o \cdot kT \quad I_Z = I_Z + I_L$$

↑
Constant

- if I_Z is max I_L will be min such that I is constant

- $I_{Z\max}$ flows when $V_i^o = V_{imax}$

& if $I_{Z_{\max}}$ is max then I_L will be minimum

so from (6) & (5)

$$I_Z < I_{Z\max}$$

$$\left[\frac{V_{imax} - V_o}{R} \right] - I_{L\min} < I_{Z\max} - (7)$$

Similarly for $I_L > I_{L\max}$

$$\left[\frac{V_{imin} - V_o}{R} \right] - I_{L\max} > I_{Z\min} - (8)$$

Thus Zener diode regulates the current through it using conditions (7) & (8) //

Daly

1.C A silicon diode has $I_s = 10 \text{ nA}$ operating at 25°C . Calculate diode current I_D for a forward bias of 0.6 V.

6 Marks

Soln Let $n = 2$

$$T_K = 25^\circ + 273^\circ = 298^\circ$$

$$k = \frac{11,600}{2} = 5800$$

$$\frac{kV_D}{T_K} = \frac{5800 \times 0.6}{298} = 11.68$$

$$e^{11.68} = 117930$$

$$\therefore I_D = I_s (e^{kV_D/T_K} - 1)$$

$$I_D = 10n (117930 - 1) = 1.18 \text{ mA} //$$

2.A With a neat circuit diagram, explain the operation of centre-tapped full-wave rectifier. Draw input and output waveforms. (8 Marks)




Fig. 2(a) - Centre tapped Full wave rectifier

- Fig 2(a) shows the centre tapped full wave rectifier using two diodes
- A step down transformer is used to reduce the ac to required level.
- Centre tapping is done in the secondary of the transformer to obtain two voltages but of opposite phase.

Positive half cycle - During +ve half cycle of i/p voltage

Diode D1 is forward bias & Diode D2 is reverse bias.
In this case the voltage at point C is +ve and voltage at point D is -ve ∴ D1 is fwd biased. Hence the current flows only through diode D1 & to RL resulting in o/p voltage V0.

Negative half cycle - During -ve half cycle of i/p point D is +ve & point C is at -ve. Therefore diode D2 is forward biased & D1 is reverse biased resulting in a flow of current only through diode D2. entering RL.

Vedal




Fig 2 (b) Waveforms of Full wave
Centre tap rectifier

Jahid

2.B Explain photo diode and LED in brief.

(6 marks)

Photo diode — A photodiode is a semiconductor device that converts light into electric current. It is also called photo detector, photosensor or light detector.

It is a PN junction operated in reverse bias regime as shown in Fig 2(c)




Fig 2(c) Photodiode in reverse bias

In photo diode the reverse saturation current I_R is limited by the availability of thermally generated minority carriers. A light is made to impinge on the junction, the light photons impart energy to the valence electrons causing more e-hole pairs to be released. As a result the concentration of minority carriers increases & so does the current I_R .




Fig 2(e) V-I characteristics of photodiode

V
Balikai

LED-

In forward biased P-N junction diode, recombination of e⁻ & holes takes place at the junction & within the body of the crystal, particularly at the location of a crystal defect. Upon capture of a free electron by a hole, the electron goes into a new state & its kinetic energy is given off as heat & as light photons. In a Si diode, most of this energy is given off as heat but in other materials such as GaAs or GaP sufficient no. of photons (light) are generated so as to create a visible source.

This process of light emission is known as light emitting electro luminescence.




Fig 2(9) light emission in LED

Sahil

2.C Explain LM7805 fixed voltage regulator

6 Marks

The LM7805 fixed voltage regulator has an o/p voltage of +5V & a max load current of 1A.

LM = Linear monolithic

The typical load regulation is 10mV for a load current between 5mA & 1.5A. The typical line regulation is 3mV for o/p voltage between 7 to 25V.

Ripple rejection ratio is 80 dB which means it will reduce o/p ripple by a factor of 10000.

Roast is approximately 0.01Ω.

Fig. 2(g) shows 7805 used for voltage regulation.

Bypass capacitor C1 is used to prevent the oscillations in o/p. Bypass capacitor C2 is used to improve the transient response. The typical values of C1 & C2 are 0.1μF to 1μF





Fig 2(g) 7805 used for voltage regulation

Sahil

3. A Explain the construction and operation of a N-channel JFET. Draw transfer and drain characteristics. 8 marks

Construction





Fig 3(a) Structure & symbol of n-channel JFET

Fig 3(a) shows structure & symbol of n-channel JFET. A small bar of extrinsic semiconductor material, of n-type is taken & at its two ends, two ohmic contacts are made which are the drain & source terminals.

- Heavily doped electrodes of p-type material form p-n junctions on each side of the bar. The p-n region b/w the two p-gates is called the channel. Since this channel is of n-type or since the channel is in n-type bar, the JFET is known as n-channel JFET.
- The electrons enter the channel through the terminal called Source & leave through the terminal drain. The terminals taken out from heavily doped electrodes of p-type material are called gates. Usually these electrodes are connected together & only one terminal is taken.

contd //

J
Balikai

Working

- When voltage is applied b/w the drain & source with DC supply V_{DS} , electrons flow from source to drain through the narrow channel which is b/w the two depletion regions. This causes a drain current I_D to flow from Drain to Source.
- When the gate is shorted to source as shown below. Fig 3(b) ~~or when no gate voltage is applied, there will be no current. There is minimum reverse bias b/w gate & source p-n junction making depletion width zero~~ the channel width more, hence more current flow.
- When V_{GS} is increased with -ve voltage (i.e. $V_{GS} = -ve$) Fig 3(c), the depletion width of p-n junction increases thereby reducing the channel width, hence less current flow.
- When V_{GS} is more & more -ve than ^{two} depletion width touches each other making JFET to enter to Cutoff state.,




Fig. 3(b)




Fig. 3(c)

Working of n-channel JFET

II

Jab





Fig 3(a) CMOS inverter.

Fig 3(a) describes a simple CMOS inverter. Complementary metal Oxide Semiconductor Field Effect Transistor CMOS inverter consists of one P-channel MOSFET & N-channel MOSFET. Hence the name complementary MOS.

Operation

When input is high the gate of PMOS is at logic 1 while the gate of NMOS is also at logic 1.

When logic 1 falls at the

gate of NMOS, then PMOS is turned ~~off~~ on thereby

Creating a channel & as a result PMOS conducts

under this scenario

PMOS is on :-

$$V_o = \frac{R_2 \cdot V_{DD}}{R_1 + R_2} \approx V_{DD}$$

$$\therefore V_o = +5V$$

\therefore For $V_{in} = 0, V_o = +5V$

$V_{in} = \text{logic 0}$

$V_{in} = \text{logic 1} //$

Q
Sahil

When i/p is logic 1 then NMOS is turned on & channel is created, as a result NMOS Conducts & resulting in o/p of OV.

$$\text{i.e } V_D = \frac{R_1 \cdot V_{SS}}{R_1 + R_2} \text{ & } V_{SS} = 0V$$

for $V_{in} = 1 \quad V_o = OV$

or $V_{in} = \text{logic 1} \quad V_o = \text{logic 0} //$

3. A

Continued . . .

Transfer & Drain characteristics





Fig 3(d) Transfer Characteristics of n-JFET

Dinesh

3. C n-channel JFET has $I_{DSS} = 8\text{mA}$, $V_p = -4\text{V}$. Determine I_D for $V_{GS} = -1$ and $V_{GS} = -2\text{V}$.

6 Marks

$$\text{Soln } I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2 \quad \text{for } V_{GS} = -1$$

$$= 8m \left[1 - \frac{(-1)}{(-4)} \right]^2 \Rightarrow I_D = 4.5\text{mA} //$$

$$I_D = 8m \left[1 - \frac{(-2)}{(-4)} \right]^2 \quad \text{for } V_{GS} = -2$$

$$I_D = 2\text{mA} //$$

4. A Explain the construction and working of n-channel depletion type MOSFET. 8 Marks




Fig 4(a) n-channel depletion mosfet

Fig 4(a) shows the basic construction of n-channel depletion type mosfet. Two heavily doped n-regions are diffused into a lightly doped p-type substrate. These two heavily doped n-regions represent Source & Drain.

[Signature]

The Source & drain regions are connected through metallic contacts to n-regions.

- The gate is also connected to a metal contact surface but remains insulated from the channel by very thin dielectric material (SiO_2)

Working

When $V_{GS} = 0V$. $V_{DS} = \text{applied}$

Since there is an in-built channel already present in the MOSFET therefore even though there is no V_{GS} being applied the current flows from Source to Drain due to V_{DS} .

When $V_{GS} = +\text{ve voltage}$ $V_{DS} = \text{applied}$

When V_{GS} becomes +ve then the +ve voltage on gate attracts more & more electrons beneath the oxide layer resulting in a much wider channel. As a result of this more current flows due to increase in the width of the channel.

When $V_{GS} = -\text{ve}$

When V_{GS} becomes -ve then the channel width gets reduces as the -ve charge on the gate repels the negative charges from gate due to which the channel width reduces. Hence the current flow is minimized.




Fig. (a) Transfer characteristics of n-channel MOSFET

D
ab

4-B Explain Working of Silicon Controlled Rectifier using 2- π model

(17)

Soln SCR is a switching device widely used in power control applications. The basic operation of SCR can be best explained by splitting the 4-layer PNPNN structure into two - three layer structure as shown in Fig 20.




Fig 20 (cross sectional view)




Fig 20(d) Equivalent ckt

Thus the equivalent ckt of SCR is composed of PNP transistor & NPN transistor as seen in Fig 20.

Switching action (operation)

Let a positive voltage V be applied to the anode (E_1) & let the cathode (E_2) & gate (G) be both grounded as shown in fig 20(a).

As $V_G = V_{BE2} = 0$ the transistor T_2 is in off state. It means that the C-B junction of T_2 through E-B junction of T_1 is off. Therefore $I_{B1} = 0$ very low or no base current hence the anode current $I_A = I_{B1} = 0$. Thus making SCR to off.

Now let $V_G > 0$ be applied at gate. As $V_{BE2} = V_G$ when V_G is sufficiently large I_{B2} will cause T_2 to turn on & T_{C2} becomes large. As $I_{B1} = I_{B2}$, T_1 turns on causing I_{C1} to flow. This in turn increases I_{B2} causing a regenerative action. As a result SCR turns on.

Dabhi

Soln

The mechanism of turning off the SCR is called Commutation.

Natural Commutation

The natural Commutation is also called as line Commutation because it uses Supply line voltage for turning off SCR.

- The supply voltage naturally passes through zero due to which current through SCR becomes zero at the instant when line voltage becomes zero.
- As current ~~flows~~ through SCR becomes zero, the SCR naturally turns off.
- After passing through zero, the ac voltage becomes negative which appears across the SCR & it does not conduct.

Forced Commutation




Fig 4(f) Forced Commutation mechanism

- The forced Commutation is used when supply is DC

- This Commutation requires external ckt which is connected across SCR.

The current through SCR is forced to become zero by passing a current in opposite direction using external ckt.

- When SCR conducts $I_B = 0 \text{ & } \Phi_1 = \text{off}$.

- To turn off SCR tve pulse is applied to base of Φ_1 which drives Φ_1 in saturation & circulates high current I_{off} .

MODULE 03

5. A Explain the following terms related to op-amp: (i) CMRR (ii) Input Offset Voltage (iii) Slew rate. Also mention op-amp ideal characteristics. 8 Marks

Soln

CMRR - The ability of an opamp to reject a common mode signal is expressed by a ratio known as Common mode rejection ratio.

$$\text{CMRR} = \frac{\text{differential voltage gain } (A_d)}{\text{Common mode gain } (A_c)} = 20 \log \left(\frac{A_d}{A_c} \right) \text{ dB}$$

- Practically CMRR value is very large
- ideally CMRR is ∞ .

Input offset voltage - whenever both the i/p terminals of the opamp are grounded, the o/p must be zero ideally. However, in practical reality there exists a small offset value at the o/p.

- To make this o/p value to zero, a small voltage is applied at the i/p. This voltage makes o/p to zero.
- This dc i/p voltage which makes o/p zero is known as i/p offset voltage.

Slew rate - maximum rate of change of output voltage with time $S = \left| \frac{dV_o}{dt} \right|_{\text{max}}$ V/usec

opamp ideal characteristic

- 1) Infinite i/p impedance
- 2) Zero o/p impedance
- 3) Infinite CMRR
- 4) Infinite B/w
- 5) Infinite slew rate
- 6) Infinite gain //

D
Balikai

5. B A certain op-amp has an open loop voltage gain of 1,00,000 and a common mode gain of 0.2. Determine the CMRR and express it in decibels 6 Marks

Soln given $A_d = 100000 = \$$
 $A_c = 0.2$

$$CMRR = \frac{A_d}{A_c} = 20 \log \left[\frac{A_d}{A_c} \right] \text{ dB}$$

$$20 \log \left[\frac{100000}{0.2} \right] = 114 \text{ dB} //$$

5 C. Explain opamp integrator

6 Marks




Fig 5(a) opamp integrator

Fig 5(a) depicts the opamp integrator.

Applying KCL.

$$\cancel{I_1} = I_f$$

Since no current enters opamp due to high input resistance

$$I_1 = \frac{V_{in} - V_A}{R_1} \quad (1) \quad I_f = \frac{d(V_A - V_o)}{dt} \cdot C_f \quad (2)$$

$$\frac{V_{in} - V_A}{R_1} = \frac{d(V_A - V_o)}{dt} \cdot C_f$$

due to concept of virtual ground
 $V_A = V_B = 0$

$$\therefore \frac{V_{in}}{R_1} = - \frac{dV_o}{dt} \cdot C_f \Rightarrow \frac{dV_o}{dt} = - \frac{V_{in}}{R_1 C_f}$$


$$\int \frac{dV_o}{dt} = \int_0^t \frac{V_{in}}{R_1 C_f} dt \Rightarrow V_o = \frac{1}{R_1 C_f} \int_0^t V_{in} dt //$$

D
Date

6. A Wth neat circuit, explain the operation of three input adder circuit. Derive expression for V_o . 8 marks

Soln In this ct all the ip signals to be added are applied to the inverting ip terminal of the opamp.

- The ct with 3 ip is as shown below.



Here V_1, V_2, V_3 are 3 ip, R_1, R_2, R_3 are

- 3 resistances

R_f - feedback resistance

Applying KCL we have $I_1 + I_2 + I_3 = I_f \quad \text{--- (1)}$

$$I_1 = \frac{V_1 - V_A}{R_1} \quad \text{--- (2)} \quad I_2 = \frac{V_2 - V_A}{R_2} \quad \text{--- (3)} \quad I_3 = \frac{V_3 - V_A}{R_3} \quad \text{--- (4)}$$

but from the concept of virtual ground $V_A = V_B = 0$

$$\therefore V_A = 0 \Rightarrow I_1 = \frac{V_1}{R_1} \quad I_2 = \frac{V_2}{R_2} \quad I_3 = \frac{V_3}{R_3}$$

$$\text{--- (1)} \Rightarrow \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = \frac{V_A - V_o}{R_f} \Rightarrow \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = -\frac{V_o}{R_f}$$

$$V_o = -R_f \left[\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right]$$

$$\text{if } R_1 = R_2 = R_3 = R \text{ then } V_o = -\frac{R_f}{R} (V_1 + V_2 + V_3) \quad \text{--- (5)}$$

(5) indicates addition of voltages in opamp adder //

D
Bal

6 B. A non-inverting amplifier has closed loop gain of 25. If input voltage $V_i = 10\text{mV}$,

$R_f = 10\text{k}\Omega$, determine the value of R_1 and output voltage V_o

6 Marks

$$\text{Soln} \quad V_o = \left(1 + \frac{R_f}{R_1}\right) V_{in} \quad \text{--- (1)}$$

Given $R_f = 10\text{k}\Omega$ $\frac{R_f V_o}{V_{in}} = 25$ $V_i = 10\text{mV}$

$$\therefore \frac{V_o}{V_{in}} = 1 + \frac{R_f}{R_1} \quad \text{--- (2)}$$

From $\frac{V_o}{V_{in}} = 25 \Rightarrow \frac{V_o}{10\text{mV}} = 25$


$$V_o = 250\text{mV} //$$

$$\text{--- (2)} \Rightarrow \frac{25}{250\text{mV}} = \left(1 + \frac{10\text{k}}{R_1}\right) \Rightarrow 24 = \frac{10\text{k}}{R_1}$$


$$\therefore R_1 = \frac{10\text{k}}{24} \Rightarrow R_1 = 416.6\text{ }\Omega //$$

6. C Explain difference amplifier using opamp.

6 Marks



Applying superposition theorem
let V_{o1} be the opamp with input V_1 acting alone assuming V_2 to be zero




$$V_{o1} = -\frac{R_f}{R_1} V_1 \quad \text{--- (1)}$$

under this scenario the ckt behaves as inverting ampl

D
Dahal

Let V_{o2} be o/p with V_2 alone acting
then



Here the ckt behaves as
non-inv amplifier

$$\text{with } V_{o2} = V_B \left(1 + \frac{R_f}{R_1} \right) \quad \text{--- (2)}$$

$$\text{now } V_B = V_2 \cdot \frac{R_f}{R_2 + R_f} \quad \text{--- (3)}$$

use (3) in (2)

$$V_{o2} = V_2 \left(\frac{R_f}{R_2 + R_f} \right) \left(1 + \frac{R_f}{R_1} \right) \Rightarrow V_{o2} \left(\frac{R_f}{R_2 + R_f} \right) \left(\frac{R_1 + R_f}{R_1} \right) \quad \text{L (4)}$$

$$(1) + (4) \Rightarrow V_o = -\frac{R_f}{R_1} V_{i1} + V_2 \left[\frac{R_f}{R_2 + R_f} \right] \left[\frac{R_1 + R_f}{R_1} \right]$$

if all resistances are selected as $R_1 = R_2$ then

$$V_o = -\frac{R_f}{R_1} V_{i1} + V_2 \left[\frac{R_f}{R_2 + R_f} \right] \left[\frac{R_2 + R_f}{R_1} \right]$$

$$V_o = -\frac{R_f}{R_1} V_{i1} + V_2 \frac{R_f}{R_1}$$

$$\therefore V_o = -\frac{R_f}{R_1} (V_{i1} + V_{i2})$$

$$V_o = \frac{R_f}{R_1} (V_{i2} - V_{i1}) //$$


D
Yah!

MODULE 04

7.A With neat circuit, explain transistor as an amplifier. Derive the expression for voltage gain.

8 Marks

Soln Considering n-p-n transistor in Common emitter Configuration the ckt for BJT as amplifier is as shown in Fig 7(a)



BJT amplify current because the collector current is equal to the base current multiplied by B .

Fig 7(a) BJT as amplifier

The base current in transistor is very small compared to the collector current & emitter current. Because of this the collector current is approximately equal to emitter current.

Fig 7(a) shows basic AC amplifier ckt with V_s as ac input & V_{BB} as DC bias voltage. Capacitance C_c acts as DC block

for the BJT. R_B is base resistor R_C - collector resistor.

The $B-E$ j-n has very low resistance to ac signal. This internal resistance is denoted by r_e' & appears in series with R_B . The ac base voltage is

$$V_b = I_e r_e' \quad \text{--- (1)}$$

Since $I_C \approx I_e$

$$V_C = I_e R_C \quad \text{--- (2)}$$

$$V_b = V_s - I_b R_B \quad \text{--- (3)}$$

$$AV = \frac{V_C}{V_b} \Rightarrow \frac{I_e R_C}{I_e r_e'} \therefore \boxed{AV = \frac{R_C}{r_e'}} //$$

Dabhi

7.B Mention types of feedback amplifier. With block diagram, explain voltage series feedback amplifier 8 Marks

Soln Types of feedback amplifier

- Voltage amplifier
- Current amplifier
- Transconductance amplifier
- Transimpedance amplifier.

voltage series feedback amplifier




Fig 9(b) - Voltage-Series feedback amplifier

V_p - i/p to voltage amplifier V_s - i/p to feedback amplifier.

V_o - o/p voltage

$$V_p = V_{in} - \beta V_o \quad \text{--- (1)} \quad \text{- after feedback i/p becomes}$$

$$\text{W.R.T } V_o = A V_p \quad \text{--- (2)}$$

Substitute (1) in (2)

$$V_o = A (V_{in} - \beta V_o)$$

$$V_o = A V_{in} - A \beta V_o$$

$$A V_{in} = V_o + A \beta V_o \Rightarrow V_o (1 + A \beta) = A V_{in}$$

$$\frac{V_o}{V_{in}} = \frac{A}{1 + A \beta} \quad \text{--- gain of voltage series f/b amplifier //}$$

Dabhi

7. C A negative feedback amplifier has gain $A = 1000$ and bandwidth of 200kHz . Calculate gain and bandwidth with feedback if feedback factor $\beta = 20\%$ 6 Marks

$$\text{Soln } A = 1000$$

$$B/\omega = 200\text{kHz}$$

$$\beta = 20\% = 0.2$$

$$A_f = \frac{A}{1+AB} = \frac{1000}{1+(1000)(0.2)} = 4.975 //$$

B/ω with feedback $f_{H_f} - f_{L_f}$

$$f_{H_f} = (1+AB)f_H$$

$$f_{L_f} = \frac{f_L}{(1+AB)}$$

$$f_{H_f} = 1 + (1000)(0.2) f_H \Rightarrow 201 f_H \quad \text{--- (2)}$$

$$f_{L_f} = \frac{f_L}{1+(1000)(0.2)} = \frac{f_L}{201} \quad \text{--- (1)}$$

$$B/\omega \text{ with feedback} = \text{ (2) - (1)} \Rightarrow 201 f_H - \frac{f_L}{201}$$

$$(\beta B/\omega)_f = \frac{201 \times 201 f_H - f_L}{201}$$


$$(\beta B/\omega)_f = \frac{40401 f_H - f_L}{201} //$$




8. A What is phase shift oscillator? Explain with circuit RC phase shift oscillator.

8 Marks

A phase shift oscillator is an oscillator which produces the oscillation based on the phase shifts that occur in the circuit. RC phase shift oscillator is a simple phase-shift oscillator that uses 3 RC sections in its feedback using opamp in inverting mode to give a total phase shift of 180° , thus generating the oscillations.



- Each RC section produces 60° phase shift hence the total phase shift introduced by the feedback path is 180° .
- To satisfy the Barkhausen criteria, the amplifier path must introduce 180° phase shift in forward path. Thus total phase shift becomes 360° .
- The opamp in inverting mode is used here to get 180° phase shift.



The frequency of oscillation will be $\omega_0 = \frac{1}{RC\sqrt{6}}$


$$\text{i.e } f_0 = \frac{1}{2\pi RC\sqrt{6}}$$

$|AB| = 1$! $(A) = \frac{1}{(B)} = 29$. The gain must be 29.

$$\therefore |A| = \frac{R_f}{R} = 29 \quad R_f \gg 29 R_{\parallel}$$

Salil

8.0 555 timer as astable multivibrator



8 marks

Fig 8.1(b) astable multivibrator

- There trigger & threshold are tied together.

- Initially we assume capacitor $C = 0$. (no charge)

When $C=0$, for Comparator C2 -ve terminal at 0V
 +ve terminal at $\frac{1}{3} V_{CC}$

Hence $V_{O2} = +V_{CC} = \text{logic 1. } \therefore R=1$

This makes old SR flip flop $\Phi=0$ or $\bar{\Phi}=1$

Once $\Phi=0$, the BJT is off. \therefore it behaves as open switch.

- Because the capacitor is initially empty, now it starts to charge through R_A & R_B from V_{CC} .

- The capacitor charges till $\frac{2}{3} V_{CC}$, $\&$ as soon as the capacitor charge goes above $\frac{2}{3} V_{CC}$, the comparator 1 will do the comparison.

8. C An astable multivibrator circuit has $R_1=6.8\text{k}\Omega$, $R_2=4.7\text{k}\Omega$, $C=0.1\mu\text{F}$. Calculate frequency of oscillation and duty cycle 6 Marks

$$\text{Soln} \quad f = \frac{1}{0.693(R_A + 2R_B)C}$$

Given $R_1 = R_A = 6.8\text{k}$ $R_2 = R_B = 4.7\text{k}$ $C = 0.1\mu\text{F}$

$$\therefore f = \frac{1}{0.693(6.8\text{k} + 2(4.7\text{k}))0.1\mu\text{F}}$$

$$f = 1.12 \times 10^3 \text{ } 890.7 \text{ Hz} //$$

9. (a)

Continued...

$$(101111.101)_2 = (?)_8 = (?)_{10}$$

Considering binary no. | Considering binary no.

$$101111.101 \\ (57.5)_8 //$$

$$1 \quad | \quad \cancel{1} \\ | \quad 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 1 \times 2^7 + 1 \times 2^2 + 1 \times 2^3$$

$$= (32 + 0 + 8 + 4 + 2 + 1) \cdot (0.5 + 0 + 0.125)$$

$$= 47.625 //$$

MODULE 05

9 a. Convert :

- $(2467.125)_{10} = (?)_2 = (?)_{16}$
- $(765.16)_8 = (?)_{10} = (?)_2$
- $(101111.101)_2 = (?)_8 = (?)_{10}$

8 Marks

Sol 10

$$(2467.125)_{10}$$

(i)

$$\begin{array}{r}
 2 | \overline{2467} \\
 2 | 1233 - 1 \\
 2 | 616 - 1 \\
 2 | 308 - 0 \\
 2 | 154 - 0 \\
 2 | 77 - 0 \\
 2 | 38 - 1 \\
 2 | 19 - 0 \\
 2 | 9 - 1 \\
 2 | 4 - 1 \\
 2 | 2 - 0 \\
 2 | 1 - 0 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 0.125 \times 2 = 0.25 - 0 \\
 0.25 \times 2 = 0.5 - 0 \\
 0.5 \times 2 = 1.0 \rightarrow 1 \\
 \end{array}
 \quad
 \therefore (2467.125)_{10} = 100110100011.001 //$$

$$\begin{array}{r}
 100110100011.001 \\
 \hline
 (9A3.2)_{16} //
 \end{array}$$

$$(ii) (765.16)_8 = (?)_{10} = (?)_2$$

$$\begin{array}{l}
 7 \times 8^2 + 6 \times 8^1 + 5 \times 8^0 + 1 \times 8^{-1} + 6 \times 8^{-2} \\
 (7 \times 64) + (6 \times 8) + (5 \times 1) + \frac{1}{8} + \frac{6}{64} \\
 448 + 48 + 5 + 0.125 \\
 (501.125)_{10} //
 \end{array}
 \quad
 \begin{array}{l}
 \text{taking octal no.} \\
 (111110101.001110)_2 //
 \end{array}$$

$$(501.125)_{10} //$$

9.B Explain full adder using truth table and expression. Implement sum and carry expressions. 6 Marks

Soln Full adder is a combinational ckt that performs arithmetic sum of three i/p bits. It consists of 3 i/p & 2 o/p. Two of the i/p variables are denoted by A & B represent two significant bits to be added. The third i/p C_{in} represents the carry from the previous lower significant position.

IIP			OIP	
A	B	C_{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} \\ + ABC_{in}$$

$$\Rightarrow C_{in}(\bar{A}\bar{B} + AB) + \bar{C}_{in}(\bar{A}B + A\bar{B}) \\ \Rightarrow C_{in}(A \oplus B) + \bar{C}_{in}(A \oplus B)$$

let $A \oplus B = X$:-

$$\text{Sum} = C_{in}\bar{X} + \bar{C}_{in}X \\ = C_{in} \oplus X$$

resubstitute X

$$\therefore \boxed{\text{Sum} = C_{in} + A \oplus B \quad \text{or} \quad A \oplus B \oplus C_{in}}$$

D
Date


$$\text{Carry} = \bar{A}BC_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + ABC_{in}$$

$$= \bar{A}BC_{in} + A\bar{B}C_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + AB\bar{C}_{in} + ABC_{in} \quad (\because A+A=A)$$

$$= BC_{in}(\bar{A}+A) + AC_{in}(\bar{B}+B) + AB(\bar{C}_{in}+C_{in})$$

$$= B_{in} + AC_{in} + AB$$

Logic diagram



Jahid


$$\text{Sum} = A \oplus B = \bar{A}B + A\bar{B}$$

$$\text{Carry} = AB$$

$$\text{Sum} = \bar{A}\bar{B} + \bar{A}B$$

$$\overline{\text{Sum}} = \overline{\bar{A}\bar{B} + \bar{A}B} = \overline{\bar{A}\bar{B}} \cdot \overline{\bar{A}B}$$


$$\text{Sum} = \overline{\overline{\bar{A}\bar{B}} \cdot \overline{\bar{A}B}}$$



$$\overline{\overline{\bar{A}\bar{B}}} \cdot \overline{\overline{\bar{A}B}} = A\bar{B} + \bar{A}B //$$

Fig 9(b) - Half adder using nand gates

$$\text{Carry} =$$



Jalal

Soln

$$\text{Theorem 1} - \overline{AB} = \overline{A} + \overline{B}$$

The Complement of a product is equal to the sum of their individual complements

$$\text{Theorem 2} - \overline{A+B} = \overline{A} \cdot \overline{B}$$

The Complement of a sum is equal to the product of the complements

A	B	\overline{A}	\overline{B}	$A \cdot B$	\overline{AB}	$\overline{A+B}$
0	0	1	1	0	1	1
0	1	1	0	0	1	1
1	0	0	1	0	1	1
1	1	0	0	1	0	0

Hence proved //


A	B	\overline{A}	\overline{B}	$\overline{A \cdot B}$	$A+B$	$\overline{A+B}$
0	0	1	1	1	0	1
0	1	1	0	0	1	0
1	0	0	1	0	1	0
1	1	0	0	0	1	0

Hence proved //

Dabu

10. B With the help of a logic diagram and truth table, explain the operation of an SR flip-flop 6 Marks

Soln



S	R	φ	$\bar{\varphi}$
0	0	No change	
0	1	(Reset) $\varphi = 0$	$\bar{\varphi} = 1$
1	0	(Set) $\varphi = 1$	$\bar{\varphi} = 0$
1	1	forbidden.	

Fig 10(a) S-R-flip flop

nand

A	B	$\neg P$
0	0	1
0	1	
1	0	
1	1	0

When $S=0$ o/p $\neg P$ of gate 1 $\Rightarrow m=1$

$R=1$ o/p $\neg P$ of gate 2 $\Rightarrow n=0$

For gate ④ one of the i/p is $n=0$

\therefore o/p of gate ④ $\bar{\varphi}=1$

For gate ③ the i/p are 1 & 1 $\therefore \varphi=0$

\therefore For $S=0 R=1 \quad \varphi=0 \quad \bar{\varphi}=1$

Case (ii) $S=1 \quad R=0 \quad \text{clk}=1$

gate ① $S=1$ o/p $\neg P$ of gate 1 $\Rightarrow m=0$

$R=0$ o/p $\neg P$ of gate 2 $\Rightarrow n=1$

For gate ③ one of the i/p is 0 i.e. $m=0$ hence $\bar{\varphi}=1$

For gate ④ the i/p are 1 & 1 $\therefore \bar{\varphi}=0$

For $S=1 \quad R=0 \quad \varphi=1 \quad \bar{\varphi}=0$

Case (iii) $S=0 \quad R=0 \quad \text{clk}=1$ & previous value of $\varphi=1 \quad \bar{\varphi}=0$

gate ① $\Rightarrow 1$ gate ② $\Rightarrow 1$ gate ③ $\Rightarrow \begin{cases} m=1 \\ \bar{\varphi}=0 \end{cases} \quad \varphi=1$

$m=1$

$n=1$


gate ④ $\Rightarrow n=1 \quad \varphi=0$

\therefore For $S=0 R=0 \quad \varphi=\bar{\varphi} = \text{previous state.}$

$\varphi=1$
//

D
Date

10. C explain the basic block diagram of a communication system

Fig 10 (a) Communication System

Source - The aim of the Communication System is to convey a message in the message originates from Source. Common examples of source are analog audio, video or some digital data.

Modulator & transmitter :- It processes the message signal so the message signal is transmitted. The modulator makes sure that the information content is added to sit on carrier signal & can be reached to a longer distance.

Channel :- It is a medium through which the information is transmitted by Air, optical cables, Pair of conducting wires etc.

Noise :- During the transmission, sometimes unwanted energy gets added to the information & it hampers the quality of the signal. Such a signal is known as noise.

Demodulator & Receiver :- Performs the reverse action as that of modulator. It extracts the actual information content from the carrier signal & sends it for reception, which is received by the receiver //.

D
Dabu