#### Karnatak Law Society's



#### Vishwanathrao Deshpande Institute of Technology, Haliyal

(Approved by AICTE, New Delhi. Affiliated to VTU, Belagavi)
(Recognized Under Section 2(f) by UGC, New Delhi)
Udyog Vidya Nagar, Haliyal – 581329, Dist: Uttar Kannada
Phone: 08284-220861, 220334, 221409, Fax: 08284-220813
Web: www.klsvdit.edu.in Email: principal@klsvdit.edu.in



### **DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

10<sup>TH</sup> July 2021

#### **ACTIVITY REPORT**

BRIEF REPORT ON  "AN OVERWIEW OF BCR INDUSTRY, CONCEPT TO					
"AN OVERVIEW OF PCB INDUSTRY: CONCEPT TO					
MANUFACTURING"					
PROCEEDINGS	DESCRIPTION  AN OVERLY OF BOD INDUSTRIAL CONCERN TO				
EVENT TITLE:	AN OVERVIEW OF PCB INDUSTRY: CONCEPT TO MANUFACTURING				
GUEST SPEAKER:	AMIT SOMANAGOUDAR, APPLICATION ENGINEER SIEMENS EDA, BANGALORE				
EVENT DATE:	10 <sup>TH</sup> JULY 2021				
EVENT TIME:	11:30 AM TO 01:30 PM				
EVENT DURATION:	1HR 30 MIN				
TARGET AUDIENCE:	4 <sup>th</sup> & 6 <sup>th</sup> Semester				
PLATFORMS:	GOOGLE MEET				
MEET LINK:	LINK: Video call link: https://meet.google.com/akw-nztk-vep				
TOWNER	Or dial: (US) +1 304-918-0441 PIN: 946 204 465#				
EVENT CO-ORDINATORS:	PROF. PLASIN DIAS & PROF. VINAY CHITARE, ALUMNI CO- ORDINATORS, DEPARTMENT OF E&CE				
MASTER OF	ORDINATORS, DETARTMENT OF EACE				
CEREMONY &	PROF. VINAY CHITARE				
WELCOME ADDRESS:	TROI. VIIVIT CIIITIRE				
INTRODUCTION OF					
<b>GUEST SPEAKER:</b>	PROF. PLASIN DIAS				
ADDRESS BY GUEST	1.Illustrated PCB Design Layout				
SPEAKER (PRIME	2. Importance of System Integrity				
HIGHLIGHTS):	3.Carrer Opportunities in Core Company				
	4. Emphasized on Basic Concepts related to Circuit Analysis				
PRESIDENTIAL REMARKS:	DR. MAHENDRA M. DIXIT, HOD, DEPARTMENT OF E&CE				
VOTE OF THANKS:	PROF. PLASIN DIAS				
TOTAL NUMBER OF	00.				
PARTICIPANTS:	80+				
OUTCOME OF	Conceptual understanding of PCB Design Layouts and Career Opportunities				
WEBINAR:	in core Companies				
BRIEF BIODATA OF RESOURCE PERSON:	ENCLOSED				
TOPICS COVERED: LIST OF	ENCLOSED				
PARTICIPANTS:	ENCLOSED				
<b>EVENT SNAPSHOTS:</b>	ENCLOSED				

Prof. Plasin Dias, Prof. Vinay Chitare, Alumni Co-Ordinators, E&CE Department, KLS VDIT, Haliyal Dr. Mahendra M. Dixit, HOD, E&CE Department, Dean (R&D), KLS VDI T, Haliyal



### Karnatak Law society's Vishwanathrao Deshpande Institute of Technology, Haliyal



# Department of Electronics and Communication Engineering



## In Association with IEI Students' Chapter

## Alumni Talk Series #6

# An Overview Of PCB Industry: Concept To Manufacturing



Resource Person

AMIT SOMANAGOUDAR,

Application Engineer, Siemens EDA, Bangalore

Our Proud Alumni 2007-2011 Batch



Target audience 4th & 6th Sem

Live on



Google Meet

Free Registration

Date: 10 July 2021, Time: 11:30AM - 12:30PM

Prof Plasin Dias
Prof Vinay Chitare
Alumni Co-ordinators

Dr. Mahendra M. Dixit HoD, E&CE Dr. V. A. Kulkarni Principal

#### BRIEF BIODATA OF RESOURCE PERSON

Amit Somanagoudar, Application Engineer Siemens EDA, Bangalore

**Experience:** 

Company Name: VELANKANI ELECTRONICS PVT LTD.

**Designation** : Signal Integrity Analysis Engineer.

Location : Bangalore, Karnataka

**Experience**: From June 15th 2017 to till date.

Company Name: SIENNA ECAD Technologies Pvt Ltd. Designation: Signal Integrity Analysis Engineer.

Location : Bangalore, Karnataka

Total Experience: From July 17th 2014 to MAY 30 2017

#### **Education:**

1.	M-Tech	BELLARI INSTITUTE OF TECHNOLOGY AND MANAGEMENT	Visvesvaraya Technological University, Belgaum	COMPUTER NETWORKING	2013
2.	BE	KLS's VDRIT, HALIYAL	Visvesvaraya Technological University, Belgaum	ELECTRONICS AND COMMUNICATION	2011

#### **ROLES & RESPONSIBILITY:**

- Pre and Post Layout Simulation of Signal Integrity, Power Analysis and Board and System Level Thermal Analysis.
- Handling High Speed Digital Signal Integrity issues i.e. Jitter, Timing, Delay and Crosstalk.
- Power issues like IR drop and Decoupling Analysis.
- Handling Board level and System Level thermal issues.
- Reliability Analysis of the components in the board.
- Insertion Loss and Return Loss modelling and improvement with S-Parameters for Transmission Path.
- Verify & validate the models and assure safe signal margins are obtained.
- Layout review before start the analysis activity.
- Interact with H/W Team and Layout Team in Completing Analysis activity.
- Prepare Pre & Post detailed analysis reports.
- Suggest design recommendations so that analysis is successful.

#### **MAJOR PROJECTS HANDLED:**

#### **Intel Server (Skylake Processor)**

Communication card with 40-layer Stack-up. Blind buried via technology.

#### **Interfaces:**

RF Traces, PCIe Gen 4, 100 Gbps Ethernet, AURORA, USB 3.0 and LPDDR4

#### **Challenges:**

SerDes Signal losses was to be minimal, hence blind buried via technology, common antipad structure for the vias was suggested. Via structure was modelled using 3D Full Wave Solvers. Four LPDDR4 memory chips was to be used hence Top-Bottom placement was suggested to minimize the length of traces. Impedance details for USB interface was suggested.

#### Stationary launched pad missile guidance system

#### **Interfaces:**

RF Traces, PCIe Gen 4, 25 Gbps Ethernet, USB 3.0 and LPDDR4

Challenges: 32 DDR4 memory chips had to be analysed for length matching, placement, and routing. Dense design of 62 layers. Blind & buried via design, Power Aware analysis, and Crosstalk mitigation

#### **Head Mounted Display**

#### **Interfaces:**

#### PCIe Gen 4 and USB 3.0.

Challenges: The board size was the major issue to overcome, placement optimization with routing and via technology planning.

**Camera Module for the Lunar rover** 

#### **Interfaces:**

SDRAM, NAND Flash, eMMC and ADC.

#### **Challenges:**

SDRAM signal routing with series terminations, Crosstalk reduction.

#### **Career Highlights:**

- Winner of the quarterly best performance award 3 times in a row.
- Winner for all India Technical Excellence Award for 2020

LIST OF PARTICIPANTS (TEACHING STAFF)					
SL. NO.	PARTICIPANT NAME	AFFILIATION			
1	PROF. PLASIN DIAS	KLS VDIT HALIYAL			
2	PROF. VINAY CHITARE	KLS VDIT HALIYAL			
	LIST OF PARTICIPANTS (STUDENTS)				
SL. NO.	PARTICIPANT NAME	AFFILIATION			
1	SAHANA JALLI	KLS VDIT HALIYAL			
2	NAMRATA MAHALE	KLS VDIT HALIYAL			
3	SANJANA KANAVI	KLS VDIT HALIYAL			
4	NUTAN R PATIL	KLS VDIT HALIYAL			
5	SUSHMITA ASHOK KOTI	KLS VDIT HALIYAL			
6	ASHWINI ARUN SHETTI	KLS VDIT HALIYAL			
7	NIKITA GADAGWALE	KLS VDIT HALIYAL			
8	FAIZAN GOKAK	KLS VDIT HALIYAL			
9	SRILAXMI C ITAGIMATH	KLS VDIT HALIYAL			
10	MALLAMMA MANJUNATH KATTI	KLS VDIT HALIYAL			
11	MAYUR A S	KLS VDIT HALIYAL			
12	PUSHPA.R.BYAHATTI	KLS VDIT HALIYAL			
13	PRIYA MARUTI ANAVEKAR	KLS VDIT HALIYAL			

14	NAGARAJ SHANBHAG	KLS VDIT HALIYAL
15	NETRAVATI N TEGUR	KLS VDIT HALIYAL
16	VAISHALI PRAKASH KUMACHAGI	KLS VDIT HALIYAL
17	SAGAR.S.PUJARI	KLS VDIT HALIYAL
18	AKSHAY PATIL	KLS VDIT HALIYAL
19	PARASHURAM V RAJAPUT	KLS VDIT HALIYAL
20	NUTAN R PATIL	KLS VDIT HALIYAL
21	SNEHITA S NAIK	KLS VDIT HALIYAL
22	SHRADDHA VEERESH BOLISHETTY	KLS VDIT HALIYAL
23	ARPITA GADAGWALE	KLS VDIT HALIYAL
24	DISHA S HUNSWADKAR	KLS VDIT HALIYAL
25	DANESHWARI MUDDI	KLS VDIT HALIYAL
26	RAJEEV R JOSHI	KLS VDIT HALIYAL
27	ASHWINI KITTURKAR	KLS VDIT HALIYAL
28	PRAGATI D RAIKAR	KLS VDIT HALIYAL
29	MUBASHREEN KOUSAR I NAIKWADI	KLS VDIT HALIYAL
30	MALLIKARJUN GULUGULI	KLS VDIT HALIYAL
31	SAAKSHI S NARUTE	KLS VDIT HALIYAL
32	UJWAL SHET	KLS VDIT HALIYAL
33	SWATI REVANKAR	KLS VDIT HALIYAL
34	SABA KOUSAR	KLS VDIT HALIYAL
35	SANTOSH K UPADHYAY	KLS VDIT HALIYAL
36	LAVANYA S AGASIMUNDAL	KLS VDIT HALIYAL
37	BHUSHAN DESHPANDE	KLS VDIT HALIYAL
38	NAMRATA MAHALE	KLS VDIT HALIYAL
39	NAMRATA T PHADATARE	KLS VDIT HALIYAL
40	HANUMAVVA G NYAMAGOUD	KLS VDIT HALIYAL
41	AKHEELA GALAGALI	KLS VDIT HALIYAL
42	LEDIYAL KENNADY	KLS VDIT HALIYAL
43	HARSHA PATIL	KLS VDIT HALIYAL
44	AMRUTA M SHIROLKAR	KLS VDIT HALIYAL
45	SACHIN.M	KLS VDIT HALIYAL
46	ANEESLUBANA M TAMBOLI	KLS VDIT HALIYAL
47	SHRISH	KLS VDIT HALIYAL
48	ABHISHEK M TERDAL	KLS VDIT HALIYAL
49	KADAMBARI MATTI	KLS VDIT HALIYAL
50	NAVYA GANAPATI NAIK	KLS VDIT HALIYAL
51	VAISHNAVI KONNUR	KLS VDIT HALIYAL
52	PAVITRA SARGANACHARI	KLS VDIT HALIYAL
53	LAXMI NIRVANI	KLS VDIT HALIYAL
54	DEEPIKA RATHI	KLS VDIT HALIYAL
55	FREEDA A FERNANDES	KLS VDIT HALIYAL
56	SONAL PAI	KLS VDIT HALIYAL
57	PRACHI BHANDARE	KLS VDIT HALIYAL
58	ARAVIND	KLS VDIT HALIYAL
59	SHREYA PAI	KLS VDIT HALIYAL
60	RATIKSHA NAIK	KLS VDIT HALIYAL
61	VANITA RAJASHEKHAR NAIK	KLS VDIT HALIYAL
62	MAANAS GUNJETTI	KLS VDIT HALIYAL
63	SNEHA SADANAND LONARI	KLS VDIT HALIYAL
64	MUDDASSIR KILLEDAR	KLS VDIT HALIYAL
65	ASHWINI S DESHPANDE	KLS VDIT HALIYAL
66	SAGAR SIDNAL	KLS VDIT HALIYAL
67	NAMRATA T PHADATARE	KLS VDIT HALIYAL
68	SHIFA NAAZ ATTAR	KLS VDIT HALIYAL

69	SOUPARNIKA C TANDEL	KLS VDIT HALIYAL
70	VISHAL HUGAR	KLS VDIT HALIYAL
71	WAJIDA MUSARAT M TAMBOLI	KLS VDIT HALIYAL
72	RACHANA S KULKARNI	KLS VDIT HALIYAL
73	SUSHMA SHINGANMALLI	KLS VDIT HALIYAL
74	PALLAVI GALAGALI	KLS VDIT HALIYAL
<b>75</b>	SHRADDHA D BHOSLE	KLS VDIT HALIYAL
<b>76</b>	SUSHMA SHINGANMALLI	KLS VDIT HALIYAL
77	NANDITA C KASHIGAR	KLS VDIT HALIYAL
<b>78</b>	UJWAL KHANAPUR	KLS VDIT HALIYAL
<b>79</b>	SNEHA WAGH	KLS VDIT HALIYAL
80	MUDDASSIR KILLEDAR	KLS VDIT HALIYAL

#### **TOPICS COVERED**

- Industry and Education System How it comes together?
- Systematic Breakdown of Responsibilities
- Deep dive into key areas of Expertise and Roles
- What is ECAD and How it is driving the Electronics Industry
- How are ECAD tool assisting the Electronics Engineers in Schematics, Layout, Verification, Fabrication, Testing
- Career Opportunities Different career options, Trends and direction in which the industry is headed

### **GALLERY – EVENT SNAPSHOTS**



