

CBCS SCHEME

USN

--	--	--	--	--	--	--	--

B.L.D.E. ASSOCIATION'S
VACHANA PITAMAHAA
DR. P. G. HALAKATTI
COLLEGE OF ENGINEERING
LIBRARY, BIJAPUR.

1SEC63

Sixth Semester B.E. Degree Examination, June/July 2019

VLSI Design

Time: 3 hrs.

Max. Marks: 80

Note: Answer any FIVE full questions, choosing
ONE full question from each module.

Module-1

1. a. Derive the CMOS inverter DC characteristics graphically from p device and n device characteristics and show all operating regions. (08 Marks)
- b. Explain the working of nMOS enhancement mode transistor with suitable diagrams. (08 Marks)

OR

2. a. Derive expression for drain current in linear and saturation region for nMOS transistor. (08 Marks)
- b. With neat sketches explain the CMOS P-well process steps to fabricate a CMOS inverter. (08 Marks)

Module-2

3. a. Write the lambda based design rules for separation of layers and transistors. (06 Marks)
- b. Draw circuit, stick and layout diagram for nMOS shift register cell. (10 Marks)

OR

4. a. Define sheet resistance (R_s) standard unit of capacitance ($\Box C_g$) and delay unit (τ). (06 Marks)
- b. Calculate the capacitance of the structure given below in Fig.Q4(b). (10 Marks)




Fig.Q4(b)

Area capacitance value for metal 1 to substrate = $0.3 \text{ pF} \times 10^{-3}/\mu\text{m}^2$ (0.075 relative value)

Area capacitance value for diffusion to substrate = $1 \text{ pF} \times 10^{-3}/\mu\text{m}^2$ (0.25 relative value)

Area capacitance value for polysilicon to substrate = $0.4 \text{ pF} \times 10^{-3}/\mu\text{m}^2$ (0.1 relative value).

1 of 2

Haji
Head of the Department
Dept. of Electronic & Communication Engg.
KLS V.D.I.T., HALIYAL (U.K.)

Scheme and Solutions Prepared by

Prof. Meenakshi T.

Module-3

- 5 a. Obtain the scaling factor for the following device parameters :
 i) gate capacitance
 ii) gate area
 iii) saturation current (I_{dss})
 iv) channel resistance (R_{on})
 v) maximum operating frequency (f_0)
 vi) power dissipation per gate (P_g)
 vii) current density (J)
 viii) gate delay (T_g). (08 Marks)
- b. With a neat diagram explain 4×4 Barrel shifter. (08 Marks)

OR

- 6 a. Explain the general arrangement of a 4 bit data path for processor. (08 marks)
 b. Describe Manchester carry chain element. (08 Marks)

Module-4

- 7 a. Discuss the architectural issues to be followed in the design of VLSI sub system. (05 Marks)
 b. Explain in detail the general structure of an FPGA fabric. (06 Marks)
 c. Explain switch logic implementation of CMOS 5 way selector with neat circuit diagram. (05 Marks)

OR

- 8 a. Explain the structured design approach for the implementation of a parity generator. (08 marks)
 b. Explain dynamic CMOS logic with example. (08 Marks)

Module-5

- 9 a. Explain 3 transistor dynamic RAM cell with schematic diagram. (06 Marks)
 b. Explain any two fault models in combinational circuits. (06 Marks)
 c. Write a note on automatic test pattern generation. (04 Marks)

OR

- 10 a. write short notes on :
 i) observability and controllability
 ii) Built In Self Test (BIST). (08 Marks)
 b. Explain nMOS pseudo static RAM cell with schematic diagram. (08 Marks)


* * * * *

Module - 1

Faculty - Meena

- 19** Derive the CMOS inverter DC characteristics graphically from p-device and n-device characteristics and show all operating regions. — 8 Marks

Solution



→ CMOS inverter consists of PMOS and NMOS transistors connected at gate and drain terminals.

→ Vdd connected to PMOS source and ground connected to NMOS source.

→ V_{tn} is threshold voltage for NMOS and V_{tp} is threshold voltage for PMOS.

→ V_{tp} is negative for PMOS.

→ $V_{gsn} = V_{in}$, $V_{gsp} = V_{in} - V_{dd}$

$V_{dsn} = V_{out}$, $V_{dsp} = V_{out} - V_{dd}$

	Cutoff	Linear	Saturation
PMOS	$V_{gsn} < V_{tn}$ $V_{in} < V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$ $V_{dsn} < V_{gsn} - V_{tn}$ $V_{out} < V_{in} - V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$ $V_{dsn} > V_{gsn} - V_{tn}$ $V_{out} > V_{in} - V_{tn}$
NMOS	$V_{gsp} > V_{tp}$ $V_{in} > V_{tp} + V_{dd}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{tp} + V_{dd}$ $V_{dsp} > V_{gsp} - V_{tp}$ $V_{out} > V_{in} - V_{tp}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{tp} + V_{dd}$ $V_{dsp} < V_{gsp} - V_{tp}$ $V_{out} < V_{in} - V_{tp}$




Fig: Plot shows I_{dsn} & I_{dsp} in terms of V_{dssn} & V_{dsp} for various values of V_{gsn} & V_{gs}




Fig: Plot shows I_{dsn} & I_{dsp} in terms of V_{out} for various values of V_{in}




Fig: DC characteristics of CMOS Inverter


Region	Condition	Pmos	Nmos	Output
A	$0 \leq V_{in} \leq V_{tn}$	linear	cut-off	$V_{out} = V_{dd}$
B	$V_{tn} \leq V_{in} < \frac{V_{dd}}{2}$	Linear	saturation	$V_{out} > \frac{V_{dd}}{2}$
C	$V_{in} = \frac{V_{dd}}{2}$	saturation	saturation	$V_{out} = \frac{V_{dd}}{2}$
D	$\frac{V_{dd}}{2} < V_{in} < V_{dd} - V_{tp} $	saturation	linear	$V_{out} < \frac{V_{dd}}{2}$
E	$V_{in} > V_{dd} - V_{tp} $	cutoff	Linear	$V_{out} = 0$

1b Explain the Working of nmos enhancement mode transistor with suitable diagram. — 8 Marks

Solution

- MOSFET operates in 3 regions — cut-off
— linear / resistive / Triode
non-saturation
- Saturation
- It consists of moderately doped p-type substrate into which 2 heavily doped n regions, source (S) & drain (D) are diffused
- Between source & drain, there is narrow region of substrate called channel.
- channel is covered by SiO_2 called gate-oxide
- over gate-oxide is polycrystalline silicon electrode called gate.
- Threshold Voltage (V_t) is minimum voltage that is applied from gate-to-source to establish channel.

- when $V_{GS} = 0$, it is similar to 2 diodes connected back-to-back between source & drain. So no current flows. Also depletion region forms at source-substrate and drain-substrate junctions.
- when $V_{GS} < V_T$, holes under gate are repelled to produce a depletion region and it becomes continuous under gate from source-to-drain.
- $V_{GS} < V_T$ & $V_{DS} = 0$ is termed as cut-off region
- when $V_{GS} > V_T$, electrons in p-substrate cross depletion region and it reaches under gate. This process is called inversion.
- After channel is created, V_{DS} becomes positive, drain-substrate junction gets reverse biased & depletion region widens as drain becomes more positive w.r.t source. Current flow starts. Current increases with increase in V_{DS} .
- Further increase in V_{DS} causes channel to get pinched-off. However transistor remains ON, but current remains constant




cut-off region

$$V_{GS} < V_T$$

$$V_{DS} = 0$$


$$I_{DS} = 0$$



Linear Region

$$V_{GS} > V_T$$

$$V_{DS} = 0$$




linear Region

$$V_{gs} > V_t$$

$$V_{ds} < V_{gs} - V_t$$

$$I_{ds} = \beta \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$



Saturation Region

$$V_{gs} > V_t$$

$$V_{ds} \geq V_{gs} - V_t$$

$$I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2$$

2a Derive expression for drain current in linear and saturation for nmos transistor.

8 Marks

Solution

→ MOS transistor has 3 regions of operations

* cut-off ② Subthreshold region

* linear/non-saturation/Triode/ Resistive region

* Saturation region

→ In cut-off region, there is zero current from drain-source, $I_{ds} = 0$.

→ In other regions, gate attracts carriers to form channel.

→ Electrons drift from source to drain at a rate proportional to electric field between these regions.

→ Thus we can compute current if we know the amount of charge in channel and rate at which it moves.

→ we know that, charge on each plate of capacitor is $Q = CV$

\therefore charge in channel $Q_{\text{channel}} = C_g (V_{gc} - V_t)$

where $C_g = \frac{\epsilon_0 \omega L}{t_{ox}}$

$$C_{ox} = \frac{\epsilon_0}{t_{ox}}$$

$$\therefore C_g = C_{ox} \omega L$$

Velocity of carrier is given by $V = \mu E$

$$E = \frac{V_{ds}}{L}$$

$$\therefore I_{ds} = \frac{Q_{\text{channel}}}{\text{time}} = \frac{Q_{\text{channel}}}{L/V} = \frac{C_g (V_{gc} - V_t)}{L/V}$$

$$I_{ds} = \frac{C_g V}{L} (V_{gc} - V_t)$$

$$= \frac{C_{ox} \omega L \cdot \mu E}{L} (V_{gc} - V_t)$$

$$= C_{ox} \omega \mu \frac{V_{ds}}{L} (V_{gc} - V_t)$$

where,

C_g = Capacitance of gate to channel

$(V_{gc} - V_t) \rightarrow$ Voltage that attracts charge to channel

$\mu \rightarrow$ Mobility

$\epsilon_0 \rightarrow$ permittivity

t_{ox} - oxide thickness

ω - width

L - length

E - electric field

$$\therefore V_{gc} = V_{gs} - \frac{V_{ds}}{2}$$

$$\beta = \mu \frac{C_{ox} \omega}{L}$$

$$I_{ds} = \mu \frac{C_{ox} \omega}{L} \left(V_{gs} - \frac{V_{ds}}{2} - V_t \right) V_{ds}$$

$$I_{ds} = \beta \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

Linear Region

for Saturation Region

$$V_{ds} \geq V_{gs} - V_t$$

$$\therefore I_{ds} = \beta \left[(V_{gs} - V_t) (V_{gs} - V_t) - \left(\frac{V_{gs} - V_t}{2} \right)^2 \right]$$

$$\therefore I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2$$

Qb With neat sketches explain the CMOS P-well Process steps to fabricate CMOS inverter
Solution 8 marks

→ P-well acts as a substrate for n-device within parent n-type substrate.

Mask-1 → Defines the area in which deep p-well diffusions are to take place.

Mask-2 → Defines thinox regions, namely those areas where thick-oxide is to be stripped and thin-oxide grown to accomodate p and n transistors

Mask-3 → used to pattern polysilicon layer.



Mask-4 → PT mask is used to define areas where p-diffusion is to take place




Mask-5 → negative PT mask is used to define areas where n-diffusion is to take place

Mask-6 → Contact cuts are defined

Mask-7 → Metal layer is defined

Mask-8 → overglass with cuts for bonding pads






4a) Define sheet resistance (R_s), standard unit of capacitance ($\square C_g$) and delay unit (τ) — 5 Marks

Solution

Sheet Resistance (R_s)

Consider uniform slab of conducting material of resistivity (ρ), width (w), thickness (t) and length (L)

$$R_{AB} = \frac{\rho L}{A}, \Omega = \frac{\rho L}{tw} \quad A = \text{Cross-section Area}$$



Consider square of resistive material in which $L = w$

$$\therefore R_{AB} = \frac{\rho}{t} = R_s$$

$$\therefore R_s = \frac{\rho}{t} \Omega / \square \quad \left\{ \begin{array}{l} R_s = \text{sheet resistance} \\ \dots \end{array} \right.$$

$$\therefore R_{AB} = \frac{R_s \cdot L}{w} \Omega$$

nmos transistor sheet resistance $R_{sn} = 10 \text{ k}\Omega$

pmos transistor sheet resistance $R_{sp} = 25 \text{ k}\Omega$

standard unit of capacitance ($\square C_g$)

Gate-to-channel capacitance of MOS transistor having $w = L = \text{feature size}$.

for 5μm $\square C_g$ value is

Areal standard square = $5 \mu\text{m} \times 5 \mu\text{m} = 25 \mu\text{m}^2$

Capacitance value = $4 \times 10^{-4} \text{ pF}/\mu\text{m}^2$

$$\therefore \text{Standard Value } (\square C_g) = 4 \times 10^{-4} \frac{\text{pF}}{\mu\text{m}^2} \times 25 \mu\text{m}^2$$

for 2μm $\square C_g$ value is $\square C_g = 0.01 \text{ pF}/\mu\text{m}^2$

Areal standard square = $2 \mu\text{m} \times 2 \mu\text{m} = 4 \mu\text{m}^2$

Capacitance value = $8 \times 10^{-4} \text{ pF}/\mu\text{m}^2$

$$\therefore \text{Standard value } (\square C_g) = 8 \times 10^{-4} \frac{\text{pF}}{\mu\text{m}^2} \times 4 \mu\text{m}^2$$

$\square C_a = n \dots$

for $1.2\mu m$

$$\text{Area/standard Square} = 1.2\mu m \times 1.2\mu m = 1.44\mu m^2$$

$$\text{Capacitance value} = 16 \times 10^{-4} \frac{\text{PF}}{\mu m^2}$$


$$\therefore \text{Standard Value } (\square C_g) = 16 \times 10^{-4} \frac{\text{PF}}{\mu m^2} \times 1.44 \mu m^2$$

$$\underline{\square C_g = 0.0023 \text{ pF}}$$

Delay unit (τ)

Standard gate area capacitance being charged through one feature size square of n-channel resistance.

$$\tau = (R_s \times \square C_g) \text{ seconds.}$$



5 μm

$$\tau = 10^4 \Omega \times 0.01 \text{ pF} = 0.1 \text{ ns}$$


2 μm

$$\tau = 2 \times 10^4 \Omega \times 0.0032 \text{ pF} = 0.064 \text{ ns}$$

1.2 μm

$$\tau = 2 \times 10^4 \Omega \times 0.0023 \text{ pF} = 0.046 \text{ ns}$$

4b Calculate the capacitance of structure given below in Fig. Q4(b). \rightarrow 10 Marks



Solution

$$\text{Metal capacitance } (C_m) = \frac{\text{Relative area} \times \text{Relative 'c' value}}{\text{area}}$$

$$= \frac{3\lambda \times 100\lambda}{2\lambda \times 2\lambda} \times 0.075 \text{ fF/g}$$

$$C_m = 5.625 \text{ fF/g}$$

$$\text{Polysilicon Capacitance } (C_p) = \frac{(4\lambda \times 4\lambda) + (3\lambda \times 2\lambda)}{2\lambda \times 2\lambda} \times 0.1 \text{ fF/g}$$

$$C_p = 0.55 \text{ fF/g}$$

$$\text{Gate capacitance } C_g = 1 \text{ fF/g}$$

$$\therefore \text{Total Capacitance} = C_m + C_p + C_g$$

$$= 5.625 \text{ fF/g} + 0.55 \text{ fF/g} + 1 \text{ fF/g}$$

$$= \underline{7.20 \text{ fF/g}}$$

Module - 3

5a Obtain the scaling factor for the following device parameters: 08 Marks

- (i) Gate capacitance (ii) gate area
- (iii) Saturation Current (I_{ds}) (iv) channel Resistance (R_{on})
- (v) Maximum Operating frequency (f_o)
- (vi) Power Dissipation per gate (P_g)
- (vii) Current Density (J)
- (viii) Gate delay (T_d)

Solution

i) Gate Capacitance

Combined Voltage and dimension scaling Model

($\beta = \alpha$)

($\beta = 1$)

i) Gate Capacitance

$$C_g = C_0 L \omega \\ = \beta \cdot \frac{1}{\alpha} \cdot \frac{1}{\alpha}$$

$$\boxed{C_g = \frac{\beta}{\alpha^2}}$$

Constant electric field scaling Model

$$C_g = \frac{1}{\alpha}$$

Constant Voltage Scaling Model

$$C_g = \frac{1}{\alpha^2}$$

ii) gate area

$$A_g = L \times \omega = \frac{1}{\alpha} \cdot \frac{1}{\alpha}$$

$$\boxed{A_g = \frac{1}{\alpha^2}}$$

$$A_g = \frac{1}{\alpha^2}$$

$$A_g = \frac{1}{\alpha^2}$$

iii) Saturation Current (I_{ds})

$$I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2 \\ = \mu C_{ox} \omega (V_{gs} - V_t)^2 \\ = \frac{\beta}{L} \cdot \frac{1}{\alpha} \cdot \frac{1}{\beta^2}$$

$$\boxed{I_{ds} = \frac{1}{\beta}}$$

$$I_{ds} = \frac{1}{\alpha}$$

$$I_{ds} = 1$$

iv) channel Resistance (R_{on})

$$R_{on} = \frac{L}{\omega} \cdot \frac{1}{Q_{on} \cdot \mu} \\ = \frac{1/\alpha}{1/\alpha} \cdot \frac{1}{1}$$

$$\therefore \boxed{R_{on} = 1}$$

$$R_{on} = 1$$

$$R_{on} = 1$$

v) Maximum operating frequency (f_o)

$$f_o = \frac{\omega}{L} \cdot \frac{\mu C_0 V_{dd}}{C_g}$$

$$f_o = \frac{1}{T_d} \cdot \frac{C_g}{C_g}$$

$$\boxed{f_o = \alpha^2 / \beta}$$

$$f_o = \alpha$$

$$f_o = \alpha^2$$

Combined Voltage & dimension Scaling Model

Constant Electric field Scaling Model ($\beta = \alpha^2$)

Constant Voltage Scaling Model ($\beta = 1$)

vi) Power dissipation per gate (P_g)

$$P_g = P_{gs} + P_{gd}$$

$$P_{gs} = \frac{V_{dd}^2}{R_{on}} = \frac{1}{\beta^2}$$

$$\therefore P_{gs} = \frac{1}{\beta^2}$$

P_{gd} = dynamic component
= $E_g \cdot f_o$

$$P_{gd} = \frac{1}{\beta^2}$$

$$\therefore \boxed{P_g = \frac{1}{\beta^2}}$$

vii) Current Density (J)

$$J = \frac{I_{ds}}{A} = \frac{V_B}{V_{dd} \alpha^2}$$

$$\boxed{J = \frac{\alpha^2}{\beta}}$$

$$J = \alpha$$

$$\boxed{J = \alpha^2}$$

viii) Gate Delay

$$T_d = R_{on} \cdot C_g$$

$$T_d = \frac{\beta}{\alpha^2}$$


$$T_d = \frac{1}{\alpha}$$

$$T_d = \frac{1}{\alpha^2}$$

5b With a neat diagram explain 4x4 Barrel shifter — 8 Marks


Solution :

- Any general purpose n-bit shifter should be able to shift incoming data by upto $(n-1)$ places in right-shift or left-shift direction.
- shifter must have :
 - * input from a four-line parallel data bus.
 - * four output lines for shifted data.
 - * means of transferring input data to output lines.



- cross-Bar switch results in few limitations
- any input line can be connected to any or all output lines.
- if all switches are closed, then all inputs are connected to all outputs in one short circuit.

- 16 control signals ($s_{w00} - s_{w15}$) are required for each transistor switch
- such complexity is highly undesirable.
- Hence barrel-shifter is more efficient which overcomes drawbacks of cross-bar switch



S_0	S_1	S_2	S_3	out0	out1	out2	out3	RL	RR
1	0	0	0	in0	in1	in2	in3	-	-
0	1	0	0	in1	in2	in3	in0	1	3
0	0	1	0	in2	in3	in0	in1	2	2
0	0	0	1	in3	in0	in1	in2	3	1

[6a] Explain the general arrangement of a 4-bit data path for processor — 8 Marks

Soln






fig: 4-bit Microprocessor

→ Data-path has been separated out below




Sub-units of basic interconnection for data-path



→ ALU & registers can be interfaced with 3 bus architectures as follows.


One - bus architecture



Sequence

- 1st operand from register to ALU, operand is stored there
- 2nd operand from register to ALU. operands are added & result is stored in ALU.
- Result is passed through shifter & stored in register.


Two - bus architecture





Sequence

- 2 operands A & B are sent from register to ALU and are operated upon & result is stored in ALU.
- Result passed through shifter & stored in register

Three - bus architecture



Floor-plan for 4-bit data-path




Sequence

- 2 operands A & B sent from registers. Operated upon & shifted result returned to register.
All in same clock period

6b) Describe Manchester-Carry-chain Element

Soln




$$P_k = A_k \oplus B_k$$

P_k = propagate

G_k = generate

$$G_k = \overline{A_k} \cdot \overline{B_k}$$

- It is a fast-adder circuit
- When clock is 0, output will be charged to logic high, because PMOS will be ON state.
- When clock is 1, PMOS will be off. If $\overline{P_k} = 1$ then carry will propagate
- If $\overline{P_k} = 0$, then C_{k-1} will not be propagated.
- Depending on inputs at G_k ($A_k = B_k = 1$, carry will be generated) ($A_k = B_k = 0$ no carry generation)
- Even though, Manchester carry are faster, while cascading delay is observed. Cascading is done by connecting pass-transistors in series.
- As n-pass transistors are cascaded, delay also increases as square of n. Thus to reduce delay, buffers are included after every 4-chain as shown below. Fig: Cascading of Manchester carry adder



Module-4


7a Discuss the architectural issues to be followed in the design of VLSI sub-system - 5 Marks

Soln

- Design of VLSI system requires logical and systematic approach
- Eg: Consider design of 500 transistor VLSI system requires 2 engineer-months. Then 5000 transistor VLSI system requires 2000 - engineer months.
- Design time rises exponentially with increased complexity
- Hence we must adopt design methods which allow handling of complexity in less time and less labourers
- Guidelines are set out as follows.
 - Define requirements
 - partition overall architecture into subsystems.
 - Consider communication paths carefully
 - Floorplan: how the system is to map onto silicon
 - Aim for regular structures
 - Draw stick or symbolic diagrams.
 - Convert each cell to a layout.
 - Carry out design rule check on each cell.
 - Simulate performance of each subsystem

Q7b Explain in detail the generic structure of an FPGA fabric. - 6 Marks

- FPGA consists of 3 major elements
- Combinational logic
 - Interconnect
 - I/O pins.
- Combinational logic is divided into small units which is known as logic element (LE) or Combinational logic blocks (CLB).
- LE or CLB forms the functions of several logic gates.
- Interconnection between these logic elements are made using programmable interconnects.
- These interconnects are logically organized into channels or other units.
- FPGA offers several interconnects depending on the distance between CLB's that are to be connected.
- clock signals are provided with their own interconnection networks.
- I/O pins are referred as I/O blocks (IOB)
- These are generally programmable for inputs or outputs and often provides other features such as low power or high speed connection.



7c Explain switch logic implementation of CMOS 5-way selector with neat - diagram. - 5Marks

Soln

nmos	S_1	S_0	y	pmos
$\overline{S_1} S_0$	0	0	a	$S_1 S_0$
$\overline{S_1} S_0$	0	1	b	$S_1 \overline{S_0}$
$S_1 \overline{S_0}$	1	0	c	$\overline{S_1} \overline{S_0}$
$S_1 S_0$	1	1	d	$\overline{S_1} S_0$





Fig: CMOS ckt. of 4-way selector




Fig: stick-diagram of 4-way selector

8a] Explain the structured - design approach for the implementation of a parity generator - 8 Marks

Soln




Fig: Basic block diagram

$$P = \begin{cases} 1 & \text{even number of 1s at input} \\ 0 & \text{odd number of 1s at input} \end{cases}$$





Fig: Parity-generator basic 1-bit cell


$$P_i = \overline{P_{i-1}} \cdot A_i + P_{i-1} \cdot \overline{A_i}$$

$$\overline{P_i} = \overline{\overline{P_{i-1}} \cdot A_i + P_{i-1} \cdot \overline{A_i}}$$


NMOS ckt.




CMOS ckt.



NMOS stick diagram





CMOS stick-diagram




[8b] Explain dynamic CMOS logic with example - 8 Marks

Soln




→ Consider now a dynamic logic implementation of NAND gate.



- The dynamic logic circuit requires 2 phases.
- The first phase, when clock = 0, is called precharge phase.
- Second phase, when clock = 1, is called Evaluation phase.
- When clock = 0, T₁ is ON, T₂ is OFF, the output node Z is precharged to V_{dd}, unconditionally (no matter the values of A & B)

- The load capacitor of this gate becomes charged because the transistor T_2 is turned off, it is impossible for the output to be connected to V_{DD}
- During evaluation phase, $\underline{\text{clock} = 1}$, If $A \neq B$ are also high, the output will be pulled low ($Z = 0$)
- otherwise the output stays high due to load capacitance.
- It requires $(n+2)$ transistors. Has higher speed and lower area.
- dynamic CMOS has a serious limitation, illustrated below by cascading of 2 NAND gates.




State

→ Reason is V_{O1} will not go low, until its capacitance is completely discharged. Hence there will be propagation delay (t_d). But as $C=1$, V_{O2} will go low. Thus we have erroneous o/p at V_{O2} . Hence cascading is not possible with dynamic CMOS.

Module - 5


Qa) Explain 3 transistor dynamic RAM cell with schematic diagram. — 6 Marks

Soln



Nmos 3T DRAM cell

stick-diagram



→ with $RD = 0$, $WR = 1$, the logic level on bus is stored on gate capacitance of T_2 . Then WR is made low again.

→ when both $RD = WR = 0$, bit value is stored for sometime by C_g of T_2 .

→ To read stored bit, make RD high and WR low & bus will be pulled to ground through T_3 & T_2 if a 1 was stored

→ otherwise T_2 will be non-conducting & bus w remain high due to pull-up circuit.


→ Complement of stored bit is read onto bus.
→ Cell is dynamic & will hold data as long as sufficient charge remains on C_g of T_2 .

9b Explain any 2 fault-models in Combination Circuits - 6 Marks


Soln

stuck-at-Faults

- In stuck-at model, a faulty gate input is modeled as stuck-at-zero (S-A-0) or stuck-at-one (S-A-1).
- These faults occur due to gate-oxide shorts or metal-to-metal shorts.




S-A-1 fault



S-A-0 fault

short-circuit and open-circuit faults


- short s_1 results in S-A-0 fault at input A, while short s_2 modifies function of gate.



→ To ensure accurate modeling, faults should be modeled at transistor level because only at this level complete structure is known.


→ A problem that arises with CMOS is that it is possible for a fault to convert combinational circuit into sequential circuit.

Eg 2-input NOR gate



$$Z = \overline{A+B} = n(A|B)$$

→ If above circuit has open-circuit fault, the function will be



$$Z = n(A|B) | (nB \neq z')$$

where z' is previous state of gate.

(Q) write a note on automatic test pattern generation. — 4 Marks

Soln Automatic Test pattern generation (ATPG).

→ In IC industry, logic and circuit designers implemented the functions at RTL or schematic level, mask designers completed the layout and test engineers wrote the tests.

- In many ways, the test engineers were the Sherlock Holmes of the industry, reverse engineering circuits and devising tests that would test the circuits in an adequate manner.
- For the longest time, test engineers implored circuit designers to include extra circuitry to ease the burden of test generation.
- As processes have increased in density and chips have increased in complexity, the inclusion of test circuitry has become less of an overhead for both the designer and the manager worried about the cost of die.
- As tools have improved, more of burden for generating tests has fallen on designers.
- To deal with this burden, ATPG methods have been invented.
- Commercial ATPG tools can achieve excellent fault coverage. However, they are computation-intensive and often must be run on servers or many parallel processors.
- Adding scan & built-in self-test improves the observability of a system and reduces the number of test vectors required to achieve a desired fault - coverage.

write short - notes on:

- (i) observability and controllability
- (ii) Built-in Self Test (BIST) — 8 Marks

Soln

Observability :

- The observability of a particular circuit node is the degree to which you can observe that node at the outputs of an integrated circuit (i.e., pins)
- This metric is relevant when you want to measure the output of a gate within a larger circuit to check that it operates correctly
- Given the limited number of nodes that can be directly observed, it is the aim of good-chip designers to have easily observed gate outputs.

Controllability :

- Controllability of an internal circuit node within a chip is a measure of the ease of setting the node to a 1 or 0 state.
- An easily controllable node would be directly settable via an input pad.
- A node with little controllability requires thousands of cycles to get it to right state.
- It is impossible to generate a test sequence to set a number of poorly controllable nodes into right state.
- It should be aim of good-chip designers to make all nodes easily controllable.

BIST (Built-in-self Test)

- The combination of signature analysis and the scan technique creates a structure known as BIST.
- BIST is a scanable, resettable register that also can serve as a pattern generator and signature analyzers.
- $c[1:0]$ specifies the mode of operation.
- In reset mode(10), all the flip-flops are synchronously initialized to 0.
- In normal mode(11), the flip-flops behave normally with their D input and Q-outputs.
- In scan mode(00), the flip-flops are configured as a 3-bit shift register between SI and SO.
- In test mode(01), the register behaves as pseudo-random sequence generator or signature analyzers.




fig : BIST (3-bit register)

- Bit is written on activating WR line, which occurs with ϕ_1 of clock.
- Bit is stored on gate-capacitance (C_g) of inverter-1, which will produce complemented O/P at inverter-1 if true at O/P of inverter-2.
- At every ϕ_2 stored bit is refreshed through gated feedback path.
- To read stored bit, RD is made high, which occurs with ϕ_1 of clock.
- ϕ_2 is used for refreshing, hence no data to be read, if so charge-sharing effect occurs leading to destruction of stored bit
- WR & RD must be mutually exclusive

brr

Q1b Explain nmos pseudo-static RAM cell with schematic diagram — 8 Marks

Soln





fig: nmos pseudo-static RAM cell

stick-diagram



→ DRAM needs to be refreshed periodically & hence not convenient.

→ Hence Pseudo-static RAM is designed which holds data indefinitely.

→ 2 back-to-back inverters form a basic bistable element which is our memory.

→ ϕ_2 is used to refresh the data every clock cycle.