

Model Question Paper-1 with effect from 2019-20 (CBCS Scheme)

USN

--	--	--	--	--	--	--	--	--	--

Fourth Semester B.E. Degree Examination Subject Title: Analog Circuits

TIME: 03 Hours

Max. Marks: 100

Note: Answer any FIVE full questions, choosing at least ONE question from each MODULE.

Module -1			*Bloom's Taxonomy Level	Marks
Q.01	a	Explain the design constraints of a classical discrete-circuit biasing arrangement with circuit and relevant equations. How does R_E provide a negative feedback action to stabilize the bias current?	L2	8
	b	Considering the conceptual circuit of common emitter configuration, derive the expressions for g_m , r_{π} , and r_e . Draw the hybrid $-\Pi$ model of a transistor.	L1,L2	8
	c	A BJT having $\beta=120$ is biased at a DC collector current of 1 mA. Find the value of g_m , r_e , r_{π} at the bias point .	L3	4
OR				
Q.02	a	Design a fixed V_G bias circuit using Voltage divider arrangement to establish a DC drain current of 0.5mA. The MOSFET is specified to have $V_t=1V$, $K_n \cdot W/L=1mA/V^2$ $\{\lambda=0\}$. Use $V_{DD} = 12V$. Calculate the percentage change in the value of I_D obtained when the MOSFET is replaced with another MOSFET having the same $k_n \cdot W/L$ but $V_t = 1.5V$.	L3	10
	b	Explain the MOSFET biasing technique using a large drain-to-gate feedback resistance R_G . Design the drain-to-gate feedback biasing circuit to operate at a DC drain current of 0.5mA. Assume $V_{DD} = 5V$, $k_n \cdot W/L=1mA/V^2$, $\lambda=0$.	L3	6
	c	Draw and explain the small signal model of the MOSFET assuming $\lambda \neq 0$.	L1	4
Module-2				
Q.03	a	With a neat circuit diagram and ac equivalent circuit derive the expressions for R_{in} , A_{vo} , A_v and R_o for common source amplifier with an unbypassed source resistance.	L2	8
	b	Explain the internal capacitances of a MOSFET and hence draw the high frequency small signal model of MOSFET.	L1,L2	6
	c	For the n-channel MOSFET with $t_{ox}=10nm$, $L=1\mu m$, $W=10\mu m$, $L_{OV}=0.05\mu m$, $C_{sbo} = C_{dbo} = 10fF$, $V_O=0.6V$, $V_{SB}=1V$ and $V_{DS}=2V$. Calculate i) C_{ox} ii) C_{ov} iii) C_{gs} iv) C_{gd} v) C_{sb} vi) C_{db}	L3	6
OR				
Q.04	a	Derive the expression for low frequency response of a common source amplifier.	L1,L2	8
	b	It is desired to design a phase-shift oscillator (Self biased JEFT amplifier) using a JEFT having $g_m=5000\mu s$, $r_d = 40k\Omega$, and feedback circuit resistance of $R=10k\Omega$. Select the value of 'C' for oscillator operation at 1 kHz and R_D for a gain $A=40$ to ensure oscillator action.	L3	4

M. S. 09.07.2021

Head of the Department
Dept. of Electronic & Communication Engg.
KLS V.D.I.T., HALIYAL (U.K.)

Scheme & Solution Prepared by

Page 01 of 02

Paul C. M.

	c	With a neat diagram explain working of a crystal oscillator. Explain series and parallel resonance action with equivalent circuits and relevant expressions. A crystal has $L=0.334\text{H}$, $C=0.065\text{pF}$, $C_M=1\text{pF}$ and $R=5.5\text{k}\Omega$. Calculate its series and parallel resonant frequency.	L3	8
Module-3				
Q. 05	a	With a neat block diagram explain the working of a negative feedback amplifier. How is the overall gain affected in these amplifiers?	L1,L2	8
	b	Determine the voltage gain, input and output impedance with feedback for a voltage series feedback amplifier having $A= -100$, $R_i=10\text{k}\Omega$, $R_o=20\text{k}\Omega$ for a feedback of i) $\beta=1$ and ii) $\beta= -0.5$	L3	8
	c	Draw the four basic negative-feedback topologies.	L1	4
OR				
Q. 06	a	Define power amplifiers and list the types of power amplifiers based on the location of Q point, conduction angle, efficiency and applications.	L1,L2	8
	b	Prove that the maximum conversion efficiency of a transformer coupled Class A amplifier is 50%.	L2	6
	c	Calculate the efficiency of a transformer coupled Class B amplifier for a supply of 12V and peak output voltage of 6V.	L3	2
	d	Explain in brief the working of a Class C power amplifier.		4
Module-4				
Q. 07	a	How does negative feedback affect the performances of an inverting amplifier using opamp? Derive the relevant expressions for Gain, input resistance and output resistance.	L2	8
	b	The opamp 714C is connected as an inverting amplifier with $R_1=1\text{k}\Omega$ and $R_F=4.7\text{k}\Omega$. Compute the closed loop parameters: A_F , R_{IF} , R_{OF} , f_F . Given $A=400000$, $R_i=33\text{M}\Omega$ and $R_o=60\Omega$; supply voltages are $\pm 13\text{V}$; Max output voltage swing = $\pm 13\text{V}$, Unity gain bandwidth = 0.6MHz .	L3	6
	c	With a neat circuit diagram explain the opamp based inverting scaling amplifier and averaging circuit with relevant expressions for the output.	L1,L2	6
OR				
Q. 08	a	What is an instrumentation amplifier? What are its applications? With a neat circuit diagram explain an instrumentation amplifier using a transducer bridge.	L1,L2	10
	b	Draw the circuit and waveforms for an inverting Schmitt Trigger using opamp, with relevant expressions.	L1	4
	c	For an inverting Schmitt Trigger circuit $R_1 = 15\text{K}\Omega$; $R_2 = 1\text{K}\Omega$ and $V_{in} = 10\text{V}_{p-p}$ sine wave. The saturation voltages are $\pm 14\text{V}$ and $V_{ref}= 2 \text{ V}$. i) Determine the threshold voltages V_{ut} and V_{it} . ii) Find the value of Hysteresis voltage V_{hy} .	L3	6
Module-5				
Q. 09	a	Explain the working of a Successive Approximation type of ADC.	L2	8
	b	Explain with a neat circuit diagram, the working of a small signal half wave precision rectifier using an Opamp.	L2	4
	c	What is R-2R network type DAC? Explain with relevant expressions.	L1,L2	8
OR				
Q. 10	a	Explain the working of a second order high pass Butterworth filter with a neat circuit diagram and frequency response. Write the relevant design equations.	L1,L2	6
	b	Explain the operation of 555 timer as a Monostable multivibrator with relevant expressions.	L1,L2	8

	c	In an astable multivibrator $R_A = 2.2 \text{ K}\Omega$; $R_B = 3.9 \text{ K}\Omega$ and $C = 0.1 \mu\text{F}$. Determine the positive pulse width T_c and negative pulse width T_d and free running frequency ' f_0 '.	L3	6
--	---	---	----	---

*Bloom's Taxonomy Level: Indicate as L1, L2, L3, L4, etc. It is also desirable to indicate the COs and POs to be attained by every bit of questions.

Model Question paper - 1

①

17

Subject Name :- A.C.


Subject Code :- 18EC49.

PART - A

Total Marks
(8M)


1a)

Voltage divider bias circuit




(2M)

To obtain DC Equivalent circuit




Applying Thevenin Equivalent circuit




$$V_{th} = \frac{V_{CC} \times R_2}{R_1 + R_2}$$

To find R_{th}



$$R_{th} = R_1 \parallel R_2$$

Thevenin Equivalent Circuit



2m

Application of KVL at input side.

$$V_{th} = I_B R_{th} + V_{BE} + I_E R_E \quad \rightarrow \textcircled{1}$$

$$V_{th} = I_B R_{th} + V_{BE} + (1 + \beta) I_B R_E$$

$$\boxed{I_B = \frac{V_{th} - V_{BE}}{R_{th} - (1 + \beta) R_E}} \quad \rightarrow \textcircled{2}$$

$$I_C = \beta I_B$$

③

$$I_E = (1 + \beta) I_B$$

23

$$= (1 + \beta) \frac{(V_{th} - V_{BE})}{R_{th} + (1 + \beta) R_E}$$

$$I_E = \frac{V_{th} - V_{BE}}{R_{th} + \frac{R_E}{(1 + \beta)}}$$

→ ②

-(2m)

Applying KCL at o/p side

$$V_{CC} = I_C R_C + V_{CE} + I_E R_E$$

At dp side, $I_C \approx I_E$.

$$\therefore V_{CC} = I_C (R_C + R_E) + V_{CE} \rightarrow ④$$

$$\therefore V_{CE} = V_{CC} - I_C R_C - I_E R_E \rightarrow ⑤$$

from eqn ①

$$V_{th} - V_{BE} = I_B R_T + I_E R_E$$

Since $V_{th} - V_{BE} = \text{const}$, When temp. increases

1) I_C increases $\rightarrow (\because I_C = \beta I_B)$

2) $I_E R_E$ increases.

3) Since, $V_{th} - V_{BE}$ is constant, $I_B R_{th}$ should decrease (4)

4) Hence I_C decreases.

5) Increase in I_C is reflected in increase in $I_E R_E$ which in-turn cause I_C to decrease.

Here R_E causes -ve feedback to maintain stability in circuit.

Design Constraints

$$1) V_E = \frac{V_{CC}}{10} \quad \& \quad V_{CE} = \frac{V_{CC}}{2}$$

$$2) R_E = \frac{V_E}{I_E} \approx \frac{V_E}{I_C}$$

$$3) R_2 \leq \frac{\beta R_E}{10}$$


→ (2M)

$$4) V_{B2} = V_{th} = \frac{V_{CC} \times R_2}{R_1 + R_2}$$

$$5) R_C = \frac{V_{CC} - V_C}{I_C}$$

1b) Expression for i_C .

5
19



Total Marks (8M)

→ ~~1M~~ (1M)

1) In the above figure we can see that base-emitter junction is forward biased by V_{BE} & CB jn is ~~forward~~ reverse biased by V_{CC} .

2) Small signal voltage v_{be} is applied to base of transistor. \therefore instantaneous value of BE voltage is given by

$$v_{BE} = V_{BE} + v_{be} \rightarrow (1)$$

WKT, $i_C = I_S e^{v_{BE}/V_T} \rightarrow (2)$

Substituting (1) in (2)

$$i_C = I_S e^{(V_{BE} + v_{be})/V_T}$$

$$i_C = \frac{I_S e^{V_{BE}/V_T}}{\downarrow} e^{v_{be}/V_T}$$

$$i_C = I_C e^{v_{be}/V_T} \rightarrow (3)$$

Since $v_{be} \ll V_T$, we can write (3) as (6)

20

$$i_G = I_G \left(1 + \frac{v_{be}}{V_T} \right)$$

$$\therefore i_G = I_G + \frac{I_G v_{be}}{V_T} \rightarrow (4)$$

NKT $i_G = i_c + I_G \rightarrow (5)$

Comparing (4) & (5)

$$i_c = \frac{I_G v_{be}}{V_T} \rightarrow (6)$$

$$i_c = g_m v_{be} \rightarrow (7)$$

$$\therefore g_m = \frac{i_c}{v_{be}} = \frac{I_G}{V_T} \rightarrow (8)$$

2M.

2) r_{π}

7

21

WKT,

$$i_B = \frac{i_c}{\beta} \rightarrow (9)$$

$$\therefore i_B = \frac{I_c}{\beta} + \frac{I_c}{\beta V_T} v_{be} \rightarrow (10)$$

Since $i_B = I_B + i_b \rightarrow (11)$

Comparing (10) & (11)

$$I_B = \frac{I_c}{\beta} \rightarrow (12)$$

$$i_b = \frac{1}{\beta} \frac{I_c}{V_T} v_{be} \rightarrow (13)$$

But $\frac{I_c}{V_T} = g_m$

$$\therefore i_b = \frac{g_m v_{be}}{\beta} \rightarrow (14)$$

2M

22

$$\therefore r_{\pi} = \frac{v_{be}}{i_b} = \frac{\beta}{g_m} \rightarrow (15) \quad (8)$$

$$3) \quad i_e = \frac{i_d}{\alpha} = \frac{I_d}{\alpha} + \frac{i_c}{\alpha} \rightarrow (16)$$


NKT $i_e = I_E + i_e$

$$I_E = \frac{I_d}{\alpha}$$

$$i_e = \frac{i_c}{\alpha} = \frac{1}{\alpha} \frac{I_c}{V_T} v_{be} = \frac{I_E}{V_T} v_{be}$$

$$\therefore r_e = \frac{v_{be}}{i_e} = \frac{V_T}{I_E} \rightarrow (17) \quad [2M]$$

hybrid π -model



[1M]

10) Given.

$$\beta = 120$$

$$I_C = 1 \text{ mA}$$

Total Marks (9)
(4M) 25

$$\Rightarrow g_m = \frac{I_C}{V_T} = \frac{1 \text{ mA}}{25 \text{ mV}}$$

$$= 40 \text{ mA/V}$$

↳ [2M]

$$2) r_e = \frac{1}{g_m} = \frac{1}{40 \text{ mA/V}} = 25 \Omega$$

↳ [1M]

$$3) r_{\pi} = (1 + \beta) r_e$$

$$= (1 + 120) 25 \Omega$$

$$= 3 \text{ k}\Omega$$

↳ [1M]

2a)

Given:-

$$I_D = 0.5 \text{ mA}$$

$$V_t = 1 \text{ V}$$

$$K_n' W/L = 1 \text{ mA/V}^2$$

$$V_{DD} = 12 \text{ V}$$

Total Marks
 10

Soln:-

As a thumb rule we choose R_D & R_S to provide $\frac{1}{3} V_{CC}$ as drop across R_D

For $V_{DD} = 12 \text{ V}$, we get.

$$V_D = +8 \text{ V}, \quad V_S = +4 \text{ V}$$

$$R_D = \frac{V_{DD} - V_D}{I_D} = \frac{12 - 8}{0.5 \text{ mA}}$$

$$R_D = \frac{V_{DD} - V_D}{I_D} = \frac{12 - 8}{0.5 \text{ mA}} = 8 \text{ k}\Omega$$

$$R_S = \frac{V_S}{I_D} = 8 \text{ k}\Omega \quad \text{--- } [2 \text{ M}]$$

To find V_{ov} ,

$$I_D = \frac{1}{2} K_n' \left(\frac{W}{L}\right) V_{ov}^2$$

$$0.5 = \frac{1}{2} \times 1 \times V_{ov}^2$$

$$V_{ov} = 1V.$$


$$V_{GS} = V_t + V_{ov} = 1 + 1 = 2V$$

$$\rightarrow \boxed{1M} \quad \textcircled{11} \quad 27$$

Since $V_S = 4V.$

$$V_G = V_S + V_{GS} = 2 + 4 = 6V. \rightarrow \boxed{1M}$$

To establish this voltage we select $R_{n1} = 8M\Omega, R_{n2} = 7M\Omega$



$$\rightarrow \boxed{2M}$$

ii) For $V_t = 1.5V.$

$$I_D = \frac{1}{2} \times 1 \times (V_{GS} - 1.5)^2 \rightarrow \textcircled{1}$$

BW

$$V_G = V_{GS} + I_D R_S$$

$$6 = V_{GS} + 8M\Omega \times I_D \rightarrow \textcircled{2}$$

Read the question.

28

Substituting (1) in (2) we get

(12)

$$6 = V_{GS} + 8 \left(\frac{1}{2} (V_{GS} - 1.5)^2 \right)$$

Solving we get

$$V_{GS} = 2.44V \rightarrow (3) \quad \boxed{2M}$$

Substituting (3) in (2) we get

$$6 = 2.44 + 8k\Omega \times I_D$$


$$\therefore I_D = 0.44mA$$

$$\therefore \Delta I_D = \frac{0.44 - 0.5}{0.5} = -0.06mA$$

$$\therefore \% \text{ change} = -\frac{0.06}{0.5} \times 100 = -12\%$$

$\hookrightarrow \boxed{9M}$

13) Biasing using drain to gate feedback resistor. (13)



Total = 6M
mark = 33

1M

1) The above figure shows biasing using Drain to gate feedback

2) Here large feedback resistance R_G forces the dc voltage at the gate to be equal to that of drain. ($\because I_G = 0$)

Hence

$$V_{GS} = V_{DS} = V_{DD} - R_D I_D$$

$$\therefore V_{DD} = V_{GS} + I_D R_D //$$

3) If I_D increases for some reason then V_{GS} should decrease. Hence decrease in V_{GS} intensity decreases I_D .

4) This -ve flb or degeneration provided by R_G helps

to keep I_D as constant as possible

(14)

34
Given: $I_D = 0.5 \text{ mA}$, $V_{DD} = 5 \text{ V}$, $k_n' \mu/L = 1 \text{ mA/V}^2$,

$$V_t = 1 \text{ V} \quad \& \quad \lambda = 0.$$

WKT.

$$I_D = \frac{1}{2} \times k_n' \frac{\mu}{L} \times (V_{GS} - V_t)^2$$

$$0.5 = \frac{1}{2} \times (1) \times (V_{GS} - 1)^2$$

$$1 = (V_{GS} - 1)^2$$

$$\therefore V_{GS} = 2 \text{ V} \quad - \boxed{1 \text{ M}}$$

To find R_D

$$V_{DD} = V_{GS} + I_D R_D$$

$$5 = 2 + (0.5 \text{ mA}) R_D$$

$$R_D = 6 \text{ k}\Omega.$$

$$\approx 6.2 \text{ k}\Omega \quad (\text{std}) \quad \boxed{1 \text{ M}}$$

To find I_D for $R_D = 6.2 \text{ k}\Omega$

$$V_{DD} = V_{GS} + I_D R_D$$

$$5 = 2 + I_D (6.2 \text{ k}\Omega)$$

$$I_D = 0.48 \text{ mA} \quad - \boxed{1 \text{ M}}$$

$$V_D = V_{DS} = V_{DD} - R_D I_D$$


(1)

$$V_D = 1.96V$$

1M

35

2c) Small Signal Equivalent Circuit Model



4M Total Marks

1M

1) From signal point of view FET behaves like voltage controlled current source. It ~~provides~~ accepts signal v_{gs} & provides current $g_m v_{gs}$ at drain terminal.

2) Since i/p resistance is very high. ~~the~~ the input side i.e Gate & source side is replaced by open ckt.







1M

3)
$$r_o = \frac{|V_A|}{I_D}$$

But $V_A = \frac{1}{\lambda}$



1M

If $\lambda = 0$ $V_A = \infty$ $\therefore r_o = 0$. we get



From the point of view of the load resistor, the circuit is equivalent to a dependent current source i_m in parallel with r_o . The current i_m is controlled by the gate-source voltage v_{gs} .

Since the load resistor is connected to the drain terminal, the output voltage is $v_o = -i_m R_L$. The current i_m is given by $i_m = g_m v_{gs}$.




$$i_m = g_m v_{gs}$$


$$v_o = -i_m R_L = -g_m v_{gs} R_L$$


$$v_o = 0 \quad \therefore \quad v_{gs} = 0$$

3a) C.S. Amplifier with unbypassed source resistance



- 1) figure shows common source amplifier with source resistance R_s .
- 2) Input signal is applied to gate via R_{sig} & o/p signal v_o is taken at drain.
- 3) R_s stabilizes the operating point of MOSFET Under variation in MOSFET parameter such as temperature, current gain, transconductance etc





2M

Small Signal Equivalent circuit.

6) Looking at i/p side $i_g = 0$.

7) I/P resistance R_{in} is given by.

$$R_{in} = R_g \rightarrow (1)$$

Usually R_g will be (1MΩ - 10MΩ)

$$v_i = \frac{v_{sig} \times R_g}{R_g + R_{sig}} \rightarrow (2)$$

1M

But $R_g \gg R_{sig}$ hence

$$v_i = \frac{R_g}{R_g} \times v_{sig}$$


$$v_i = v_{sig} \rightarrow (3)$$

Applying KVL at input side

$$v_o = v_{gs} (1 + g_m R_D) \rightarrow (4)$$

10) Make $v_i = 0$ we get $v_{gs} = 0$

we get



$$R_o = R_D$$

(59)

11) $v_o = -g_m v_{gs} (R_D || R_L)$ → (5)

12) $A_v = \frac{v_o}{v_{in}} = \frac{-g_m v_{gs} (R_D || R_L)}{v_{gs} (1 + g_m R_S)}$

$A_v = \frac{-g_m (R_D || R_L)}{(1 + g_m R_S)}$ → (6)

→ (2M)

13) To find A_{v_o} we make $R_L = \infty$


$A_{v_o} = \frac{-g_m R_D}{(1 + g_m R_S)}$ → (7)

14) find $v_i = v_{sig}$

$G_v = A_v = \frac{v_o}{v_i} = \frac{-g_m (R_D || R_L)}{(1 + g_m R_S)}$ → (8)

→ (2M)

3b) MOSFET internal capacitance



Total work 6M (58)

There are basically 2 types of internal capacitance in MOSFET.

1) Gate Capacitance Effect:- Gate electrode along with channel forms parallel plate with SiO_2 as dielectric.

2) The source & drain depletion layer capacitance:-

When source & drain are reverse biased depletion region will be created b/w drain n+ & p-substrate & also b/w ^{source} drain & substrate.

(1M)

1) The Gate Capacitance Effect.

It can be modelled by C_{gs}, C_{gd}, C_{gb} .

1) When MOSFET is operating in triode region
 where V_{DS} will be small & channel will be uniform; we have

$$C_{gs} = C_{gd} = \frac{1}{2} WL C_{ox} \rightarrow (1) \quad \left(\frac{1}{2} M\right)$$

2) When MOSFET is operating in saturation,
 where V_{DS} will be large & channel at drain end is zero, we have

$$C_{gs} = \frac{2}{3} WL C_{ox} \rightarrow (2)$$

$$C_{gd} = 0$$

3) When MOSFET is in cutoff region the channel disappears, then we have

$$C_{gs} = C_{gd} = 0$$

$$C_{gs} = WL C_{ox} \rightarrow (3)$$

$$4) C_{ov} = WL_{ov} C_{ox} \rightarrow (4)$$

$$\left(\frac{1}{2} M\right)$$

$$\left(\frac{1}{2} M\right)$$

$$\left(\frac{1}{2} M\right)$$

2) Junction Capacitance

(57)

When source & drain are reverse biased, there will be capacitance formed b/w source (n+) & substrate (body) & also b/w drain (p+) & body.

This is given by

$$C_{sb} = \frac{C_{sb0}}{\sqrt{1 + \frac{V_{sb}}{V_0}}} \rightarrow (5)$$

(1M)

C_{sb0} = Capacitive value at zero reverse bias vol.

V_{sb} = Magnitude of reverse bias vol.

V_0 = Junction built in voltage. (0.6 to 0.8V)

$$C_{db} = \frac{C_{db0}}{\sqrt{1 + \frac{V_{db}}{V_0}}} \rightarrow (6)$$

(1M)


C_{db} = Capacitance at zero reverse bias vol.

V_{db} = Magnitude of " " " "


V_0 = Junction built-in voltage (0.6 to 0.8V)

High frequency MOSFET model

(8)



(Small signal Equivalent Circuit)



(High freq circuit of MOSFET)

Total Marks :- 6M

3c) $t_{ox} = 10 \text{ nm}$, $L = 1.0 \mu\text{m}$, $W = 10 \mu\text{m}$, $L_{ov} = 0.05 \mu\text{m}$

$C_{sbo} = C_{dbb} = 10 \text{ fF}$, $V_0 = 0.6 \text{ V}$, $V_{SB} = 1 \text{ V}$, $V_{DS} = 2 \text{ V}$.

1) $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{3.9 \epsilon_0}{t_{ox}} = \frac{3.9 \times 8.854 \times 10^{-12}}{10 \text{ nm}} = 3.45 \text{ fF}/\mu\text{m}^2 \rightarrow (1\text{m})$

2) $C_{ov} = WL_{ov}C_{ox} = 1.72 \text{ fF} \rightarrow (1\text{m})$

3) $C_{gs} = \frac{2}{3} WL C_{ox} = 24.7 \text{ fF} \rightarrow (1\text{m})$


$$C_{gd} = \frac{1}{2} \mu L C_{ox} = 1.72 \text{ fF} \rightarrow (m)$$

$$C_{sb} = \frac{C_{sb0}}{\sqrt{1 + \frac{V_{SB}}{V_0}}} = 6.1 \text{ fF} \rightarrow (m)$$

$$C_{db} = \frac{C_{db0}}{\sqrt{1 + \frac{V_{DB}}{V_0}}} = 4.1 \text{ fF} \rightarrow (m)$$

Low Frequency Response of Common Source Amplifier (60)

Total Marks: 8M



1M

To determine low frequency gain of the common source amplifier, ~~the ac sources are~~

- 1) DC sources are eliminated
- 2) Ignoring resistance r_o .

The analysis begins at signal generator. by finding the fraction of V_{sig} that appears at transistor gate

$$V_g = V_{sig} \times \frac{R_g}{R_g + \frac{1}{sC_{g1}} + R_{sig}}$$

$$V_g = V_{sig} \times \frac{R_g}{R_g + R_{sig}} \times \frac{s}{s + \frac{1}{C_g (R_g + R_{sig})}}$$

1M

Effect of coupling capacitor C_c with break frequency ω_{p1} is given by.

$$\omega_{p1} = \omega_0 = \frac{1}{C_c (R_g + R_{sig})} \quad (61)$$

→ (2M)

$$I_d = \frac{V_g}{\frac{1}{g_m} + \frac{1}{sC_c}}$$

$$I_d = g_m V_g \frac{s}{s + \frac{g_m}{C_c}}$$


Effect of C_s with break frequency ω_{p2} is given by

$$\omega_{p2} = \frac{g_m}{C_s}$$

$$I_o = -I_d \frac{R_o}{R_o + \frac{1}{sC_s} + R_L}$$

$$\therefore V_o = I_o R_L = -I_d \frac{R_o R_L}{R_o + R_L} \frac{s}{s + \frac{1}{C_c (R_o + R_L)}}$$

→ (2M)



(2M)

4b)

$g_m = 5000 \mu\text{S}$, $r_d = 40\text{k}\Omega$, $R = 10\text{k}\Omega$.

Total Marks: 4M

$$f = \frac{1}{2\pi RC\sqrt{6}}$$

$$\therefore C = \frac{1}{2\pi f C \sqrt{6}} = 6.49 \text{ nF} \rightarrow (2M)$$

$$|A| = g_m R_L$$

$$\therefore R_L = |A| / g_m = \frac{40}{5000 \mu\text{S}} = 8\text{k}\Omega //$$

$\rightarrow (2M)$

4c) Crystal Oscillator

Total Marks = 8M

A piezoelectric crystal such as Quartz, exhibits electromechanical resonance characteristics that are stable.




Fig (a) shows symbol of crystal. & fig (b) shows its electric equivalent circuit.

The resonance properties are characterized by large inductance L ; a very small series capacitance C_s , a series resistance r representing a Q factor $\omega_0 L/r$ that can be as high as few hundred thousand.

↳ Exph \rightarrow (2M)

Since Q factor is very high, we neglect resistance & ϵ_1 .
Express impedance as

$$Z(s) = \frac{1}{\left[sC_p + \frac{1}{sL + \frac{1}{sC_s}} \right]} \rightarrow (1)$$

$\rightarrow (1/2)$

The crystal has 2 resonance frequencies,

Series resonance

$$\omega_s = \frac{1}{\sqrt{LC_s}} \rightarrow (2)$$

$\rightarrow (1/2^M)$

parallel resonance

$$\omega_p = \frac{1}{\sqrt{L \left(\frac{C_s C_p}{C_s + C_p} \right)}} \rightarrow (3)$$


$\rightarrow (1/2^M)$

$$f_s = \frac{1}{2\pi\sqrt{LC}} = 1.08 \text{ KHz} // \rightarrow (1^M)$$

$$f_p = \frac{1}{2\pi\sqrt{LC_{eq}}} = 1.11 \text{ KHz} // \rightarrow (1^M)$$

$$C_{eq} = \frac{C_m C}{C_m + C} = 61 \times 10^{-15} \text{ f} // \rightarrow (1/2^M)$$

5a) Block diagram of negative feedback



Total Marks 8.M.

i) The above figure shows basic structure of feedback amplifier

ii) Here x_i represents either voltage or current.

$A \rightarrow$ Open loop gain of amplifier

$\beta \rightarrow$ Gain of feedback network

$x_o = Ax_i \rightarrow (1) \rightarrow (1M)$

The o/p x_o is fed to load as well as feedback.

w/k.

The o/p of f/b w/k ' x_f ' is related to ' x_o ' by

$x_f = \beta x_o \rightarrow (2)$

WKT, $x_i = x_s - x_f \rightarrow (3) \rightarrow (1M)$

Since x_s is subtracted from x_f the feedback is said to be negative.

38.

WKT,

$$x_o = A x_i$$

$$x_o = A (x_s - x_f)$$

$$x_o = A (x_s - \beta x_o)$$

$$x_o (1 + A\beta) = Ax_s$$

$$\therefore A_f = \frac{x_o}{x_s} = \frac{A}{1 + A\beta} \quad \rightarrow (4)$$

where $A\beta = \text{loop gain}$

A_f is smaller than open loop gain A by quantity $(1 + A\beta)$ $\rightarrow (1M)$

$\therefore (1 + A\beta) \rightarrow \text{Amount of feedback}$

usually $A\beta \gg 1$

$$\therefore A_f = 1/\beta \quad \rightarrow (1M)$$

Since feedback is usually made up of 'R' & 'C'
The gain with feedback is also constant & stable

5b) 10 kind:- A_v, R_{if}, R_{of} .

Total Marks:- 8M

19

Given:- $A = -100, R_i = 10k\Omega, R_o = 20k\Omega$.

39

for $\beta = 1$ & $\beta = 0.5$.

$$i) A_f = \frac{A}{1+A\beta} = \frac{-100}{1+(-100)(1)} = 1.01 \rightarrow (1M)$$

$$R_{if} = R_i(1+A\beta) = 10k [1+(-100)(1)] = 990k\Omega$$

$$R_{of} = \frac{R_o}{(1+A\beta)} = \frac{20k}{(1+(-100)(1))} = 202\Omega \rightarrow (1.5M)$$

ii) $\beta = 0.5$

$$A_f = \frac{A}{1+A\beta} = \frac{-100}{1+(-100)(-0.5)} = -1.96 \rightarrow (1M)$$

$$R_{if} = R_i(1+A\beta) = 10k [1+(-100)(-0.5)] = 490k\Omega$$

$$\rightarrow (1.5M)$$

$$R_{of} = \frac{R_o}{(1+A\beta)} = 408.1k\Omega$$

$$\rightarrow (1.5M)$$

5C)


Feedback Topologies

40

Total Marks
4M


20

1) Voltage Amplifier



→ 1M

2) Current Amplifier




→ 1M

3) Transconductance Amplifier


(21)

21



→ (1M)

h) Trans Resistance Amplifier



→ (1M)


226a)

A power Amplifier is an electronic device. ⁽²⁾
used to increase the magnitude of $V/I/P$
of an input signal using an external power
source. \rightarrow (1M)

Total Marks: 8M

Classification of Power Amplifier

1) Class A power Amplifier \rightarrow (2M)




- * \Rightarrow here the transistor conducts for entire cycle of input signal
- * \Rightarrow here conduction angle is 360° .
- * \Rightarrow It has high o/p power but poor conversion efficiency.
- * \Rightarrow here Q-pt is located at centre of DC load line
- * \Rightarrow $\eta < 50\%$

2) Class B o/p & hage

→ (2m)

(23) 23



*> Here transistor conducts for only one half cycle of input signal.

*> Conduction angle = 180° .


*> Here I_c is zero.

*> Here Q-point is located in cutoff region.

*> $\eta > 50\%$ But $\eta \leq 78.5\%$.

3) Class AB o/p & hage.

→ (2m)



*> Here transistor conduction lies between 0 that of Class A & B Amplifier

*> Here conduction angle is $> 180^\circ$ but $< 360^\circ$

*> Here $I_c < i_c$


*> Here Q-point is located above

24 h)

Class C' output stage

(1M)

(24)



- *> Here transistor conducts less than half.
- *> Here conduction angle is $< 180^\circ$.
- *> Here $\eta \geq 90\%$.
- *> It is used for RF power Amplification.

6b) Power Conversion Efficiency

 Total Marks:-
6M

$$\eta = \frac{P_{o(ac)}}{P_{i(dc)}} \times 100\% \quad \rightarrow (1) \quad \rightarrow (1M)$$

It is the ratio of ac o/p power to dc input power.

$$P_{i(dc)} = V_{cc} I_{cc} \quad \rightarrow (2)$$

$$P_{o(ac)} = V_{rms} I_{rms} \quad \rightarrow (3)$$

} $\rightarrow (1M)$

$V_{rms} = \frac{V_{ceq}}{\sqrt{2}}$ $I_{rms} = \frac{I_{ceq}}{\sqrt{2}}$ (20/5)

$P_{o(ac)} = \frac{V_{ceq} I_{ceq}}{2} \rightarrow (4) \rightarrow (1M)$

$V_{ceq} = V_{ce0} = V_{cc} \rightarrow (5)$
 $I_{ceq} = I_{c0} \rightarrow (6)$

$P_{o(ac)} = \frac{V_{cc} \times I_{c0}}{2} \rightarrow (1M)$

$\eta = \frac{\frac{V_{ce} I_{ce}}{2}}{V_{cc} \times I_{c0}} \times 100\%$

$\eta = 50\%$

Additional handwritten notes and scribbles at the bottom of the page, including some faint diagrams and text.

26

6c)

Given:

$$V_{CC} = 12V$$

$$V_{o(cac)} = 6V$$

Total Marks
2M

 (2)

$$\eta = \frac{V_{CC}^2 \cancel{RL}}{V_{o(cac)}^2 \cancel{RL}} \times 100$$

$$P_{o(cac)} = \frac{V_{o(cac)}^2}{2} \times RL$$

$$= 0.25 \times 2$$

$$= \cancel{25\%} = \underline{50\%}$$

→ (2M)

 6d) Class C power Amplifier:

Total Marks:-
2M

1) In class C power amplifier Q-point is located below cutoff region. (class-B like)



2) When input signal is off, the transistor is off. When input signal is applied the transistor operates in sat. region.

3) When transistor is off the current flowing through transistor is less, hence power dissipation is negligible.

When transistor is ON, voltage drop across transistor is less. 2027

4) Disadvantage: Class C amplifier is highly non-linear & produces distorted o/p.


5) This drawback is overcome by connecting LPF at the o/p. Expln \rightarrow 2M



28 When input voltage is positive above V_{BE} transistor
 ON and I_C operates in sat'n. Hence $V_o = V_{CE sat}$

7a) Inverting Amplifier

Total Marks: 8M



Applying KCL at node v_2

$$I_{in} = I_B + I_f \quad \rightarrow (1)$$

Since ($R_i = 2M\Omega$ for 741)

$$I_{in} \approx I_f \quad \rightarrow (2)$$

$$\frac{v_{in} - v_2}{R_1} = \frac{v_2 - v_o}{R_f} \quad \rightarrow (3)$$

$$v_{id} = v_1 - v_2 = \frac{v_o}{A}$$

Since $v_1 = 0$

$$v_2 = -\frac{v_o}{A} \quad \rightarrow (4)$$

→ 8M

Substituting (4) in (3)

$$\frac{v_{in} + v_o/A}{R_1} = \frac{-(v_o/A) - v_o}{R_f}$$

$$\frac{v_{in}}{R_1} + \frac{v_o}{AR_1} = -\frac{v_o}{AR_f} - \frac{v_o}{R_f}$$

$$v_o \left(\frac{1}{AR_1} + \frac{(A+1)}{R_f A} \right) = -\frac{v_{in}}{R_1}$$

$$\therefore \frac{v_o}{v_{in}} = -\frac{A(R_1 R_f)}{(R_1 + R_f + AR_1)}$$

$$\therefore A_f = -\frac{AR_f}{(R_1 + R_f + AR_1)} \rightarrow (5)$$


Since $AR_1 \gg (R_1 + R_f)$

$$A_f \approx -\frac{AR_f}{AR_1} = -R_f/R_1$$

$$A_f = -R_f/R_1 \rightarrow (6)$$

from eqn (30) we can see that with negative feedback the gain of the opamp is reduced and even gain com. rate is constant since gain depends only on R_1 & R_f .

Input resistance with ffb :-



Applying miller effect at input & o/p side, the feedback resistance R_f can be split as

$$\frac{R_f}{(1+A)} \text{ at i/p side \quad \& \quad } \frac{AR_f}{(1+A)} \text{ at o/p side}$$

$$R_{if} = R_1 + \left(R_o \parallel \frac{R_f}{(1+A)} \right) \quad \text{--- (1)}$$

Here


$$R_i \gg \left(\frac{R_f}{1+A} \right)$$

$$\therefore R_{if} = R_i + \frac{R_f}{(1+A)}$$

We get $R_{if} \approx R_i$

→ 1m

Output resistance with feedback.



→ 1m

Applying KCL at o/p side

$$I_o = I_a + I_b \rightarrow (1)$$

$$\text{Since } [(R_i \parallel R_i) + R_f] \gg R_o$$

$$I_a \gg I_b$$

$$\therefore I_o \approx I_a$$

Applying KVL to o/p loop.

$$-V_o + I_o R_o + A v_{id} = 0$$

$$I_o = \frac{V_o - A v_{id}}{R_o} \rightarrow (2)$$

$$v_{id} = v_1 - v_2 = 0 - \frac{V_o R_1}{R_1 + R_2} \rightarrow (3)$$

Substituting (3) in (2)

$$I_o = \frac{V_o + A \left(\frac{V_o R_1}{R_1 + R_2} \right)}{R_o}$$

$$I_o = \frac{V_o + A \beta V_o}{R_o}$$

$$I_o = \frac{V_o (1 + A \beta)}{R_o}$$

$$R_{of} = \frac{R_o}{1 + A \beta} \rightarrow (4)$$

Given $R_1 = 1\text{K}\Omega$, $R_f = 4.7\text{K}\Omega$.

$A = 400000$, $R_i = 33\text{M}\Omega$, $R_o = 60\Omega$, $\pm 13\text{V}$.

$U_{GB} = 0.6\text{MHz} = f_0$

Total Marks
6M

To find = A_f , R_{if} , R_{of} , f_f

$$A_f = -\frac{R_f}{R_1} = -\frac{4.7\text{K}\Omega}{1\text{K}\Omega} = -4.7$$

$$R_{if} = R_i(1 + A\beta) = 33\text{M}\Omega(1 + 400000 \times \beta) = 2.31 \times 10^{12}$$

→ (1M)

$$\beta = \frac{R_f}{R_1 + R_f} = 0.175$$

→ (1M)

$$R_{of} = \frac{R_o}{(1 + A\beta)} = \frac{60}{(1 + 400000 \times 0.175)} = 8.57 \times 10^{-4}\Omega$$

→ (2M)


$$f_f = f_0(1 + A\beta)$$

$$= 0.6\text{M}(1 + 400000 \times 0.175)$$

$$= 4.2 \times 10^{10}\text{Hz} \rightarrow (2M)$$

7c) Inverting Scaling Amplifier & Averaging circuit

Total Marks = 6M



1) The above fig shows inverting summing amplifier with 3 i/p V_a, V_b, V_c .

2) Applying KCL at i/p side.

$$I_a + I_b + I_c = I_f + I_{R_i} \rightarrow (1)$$

Since R_i is very large we get $I_{R_i} \approx 0$.

$$\therefore I_a + I_b + I_c = I_f \rightarrow (2)$$

2M

1M

$$\frac{v_a - v_2}{R_a} + \frac{v_b - v_2}{R_b} + \frac{v_c - v_2}{R_c} = \frac{v_2 - v_o}{R_f} \quad (35)$$

By concept of virtual Ground.

$$v_1 = v_2 = 0$$

$$\frac{v_a}{R_a} + \frac{v_b}{R_b} + \frac{v_c}{R_c} = -\frac{v_o}{R_f} \quad (M)$$

$$v_o = -R_f \left[\frac{v_a}{R_a} + \frac{v_b}{R_b} + \frac{v_c}{R_c} \right] \rightarrow (B)$$

Scaling Amplifier

If each input voltage is amplified by different factor, it is called scaling or weighted amplifier.

$$v_o = - \left(\frac{R_f}{R_a} v_a + \frac{R_f}{R_b} v_b + \frac{R_f}{R_c} v_c \right) \rightarrow (4)$$

where $\frac{R_f}{R_a} \neq \frac{R_f}{R_b} \neq \frac{R_f}{R_c}$ $\rightarrow (M)$

36

Averaging Amplifier

(36)

$$\text{If } R_a = R_b = R_c = R. \quad \& \quad \frac{R_f}{R} = \frac{1}{n}$$

where $n = \text{no. of i/p}$

$$V_o = - \frac{(V_a + V_b + V_c)}{3}$$

→ (1M)

→ (4)

8a) Instrumentation Amplifier (Total Marks ÷ 10M)


An instrumentation Amplifier is a type of differential Amplifier with buffer amplifier. at i/p side, which eliminates need for impedance matching, & make amplifier stable for use in measurement & test equipment.

↳ (1M)

Application:-

- 1) To enhance the SN ratio in audio applications.
- 2) Video data acquisition in high speed signal.

↳ (1M)



← Differential i/p, o/p ampl. → ← Difference Amplifier →

1) The above figure shows instrumentation amplifier using transducer bridge.

2) Here a resistive transducer (strain gauge) is used. whose resistance changes as function of physical energy applied.

3) It is denoted by $R_T + \Delta R$, where R_T is resistance of transducer & ΔR is change in resistance of R_T .

4) At bridge balance. Explan → (1M)

$$V_a = V_b$$

$$\frac{V_{dc} \times R_B}{R_c + R_B} = \frac{V_{oc} \times R_A}{R_A + R_T}$$

(28)

→ (2M)

6) Generally R_A, R_B, R_c & R_T chosen to be same at some reference temperature.

6) The bridge is balanced at reference condition, as the physical qty to be measured changes, the resistance of transducer also be changed, causing bridge imbalance $V_a \neq V_b$

7) Let ΔR be change in resistance of transducer, since R_B & R_c are fixed resistor, the voltage V_b is constant. However V_a varies as the function of transducer resistor

$$V_a = \frac{V_{dc} \times R_A}{R_A + (R_T + \Delta R)} \rightarrow (2)$$

$$V_b = \frac{V_{dc} \times R_B}{R_c + R_B} \rightarrow (3)$$

$$V_{ab} = V_a - V_b$$

$$= \frac{V_{dc} \times R_A}{R_A + (R_T + \Delta R)} - \frac{V_{dc} \times R_B}{R_c + R_B}$$

(2M)

$$V_{ab} = -\frac{V_{dc} \Delta R}{2(2R + \Delta R)} \rightarrow \textcircled{5}$$

3939

Here -ve sign indicates V_a is less than V_b .

The o/p voltage V_{ab} is applied to differential i/p of opamp consisting of 3 opamp.

$$\therefore V_o = \frac{R_f}{R_i} \left(\frac{V_{dc} \Delta R}{2(2R + \Delta R)} \right) \rightarrow \textcircled{6}$$

Since $2R \gg \Delta R \Rightarrow 2R + \Delta R \approx 2R$ (1m)

$$V_o = \frac{R_f}{R_i} \frac{\Delta R}{4R} V_{dc}$$

$$\underline{\underline{V_o \propto \Delta R}}$$

8b) 40



Lowery

Schwartz

Triggen

Total Marks 40

$R_{om} = R_1 || R_2$



As long as $V_{in} < V_{ut}$, $V_o = +V_{sat}$. (4)

$$V_{ut} = (+V_{sat}) \frac{R_1}{(R_1 + R_2)} \rightarrow (1)$$

→ (1/2 M)


When $V_o = -V_{sat}$ the voltage a/c R_1 refers as lower \uparrow voltage V_{lt} . When V_{in} becomes more $-ve$ than V_{lt} ,

$$V_{lt} = (-V_{sat}) \left(\frac{R_1}{R_1 + R_2} \right) \rightarrow (2)$$

$$V_{hy} = V_{ut} - V_{lt} \rightarrow (3)$$

→ (1 M)

$$V_{hy} = \frac{R_1}{R_1 + R_2} [+V_{sat} - (-V_{sat})] \rightarrow (4)$$



→ (1 M)

8c) $R_1 = 15k\Omega$, $R_2 = 1k\Omega$. $V_{in} = 10V_{pp}$.

$\pm V_{sat} = \pm 14V$, $V_{ref} = 2V$.

Total Marks
6M

To find :- V_{ut} , V_{lt} , V_{hy} .

$$V_{ut} = +V_{sat} \left(\frac{R_1}{R_1 + R_2} \right) = .14 \left(\frac{15k\Omega}{16k\Omega} \right) = .13V \quad (2)$$


→ (2M)

$$V_{lt} = -V_{sat} \left(\frac{R_1}{R_1 + R_2} \right) = -14 \left(\frac{15k\Omega}{16k\Omega} \right) = -13V$$

→ (2M)

$$V_{ly} = V_{ut} - V_{lt} = \frac{26V}{2} \rightarrow (2M)$$

9a) Successive Approximation type ADC Total Marks 8M



V_{in}	SAR (o/p)								Comparator Op
	Q_7	Q_6	Q_5	Q_4	Q_3	Q_2	Q_1	Q_0	
2.156	1	0	0	0	0	0	0	0	1
(212)	1	1	0	0	0	0	0	0	1
	1	1	1	0	0	0	0	0	0
	1	1	0	1	0	0	0	0	1
	1	1	0	1	1	0	0	0	0
	1	1	0	1	0	1	0	0	1
	1	1	0	1	0	1	1	0	0
	1	1	0	1	0	1	0	1	0
	1	1	0	1	0	1	0	0	0

→ 2M

- 1) The heart of circuit is 8-bit SAR.
- 2) The o/p of SAR is given to 8-bit DAC.
- 3) The o/p of 8-bit DAC is compared with analog V_{in} .

4) Initially $Start = 1$ & SAR is reset. On first clock pulse, MSB is set & all other bits are reset.


Explan - 2M

- i) If $V_{in} < V_a$ o/p of comparator is zero. SAR resets current bit & sets next bit.
- ii) If $V_{in} > V_a$ o/p of comparator is 1. SAR retains current bit & sets next bit.


5) After 8th clock pulse conversion pin is high & data is latched at o/p.

9b) Small Signal Half Wave Rectifier

Total Marks
4M



→ 1M



→ 2M

1) The above figure shows the small signal HWR.
2) The circuit can rectify signals having peak value in mV.

3) Because of high open loop gain of op Amp, the forward bias voltage drop of diode is 0.

The diode acts like ideal diode

4) During the half cycle as V_{in} increases $V_{o'}$ increases diode D_1 is forward biased E_1 circuit acts as voltage follower \therefore we get $V_{o'} = V_{in}$.

5) During $-ve$ half cycle $V_{o'}$ is $-ve$ E_1 diode is reverse biased. open circuiting the feedback path we get $V_{o'} = 0V$ E_1 $V_{o'} = -V_{sat}$.

6) Op Amp takes some time to come out of saturation hence high speed op amp like HA2500 should be used.

Explanation - 2M

Qc) R-2R DAC:-

It is a digital to analog converter built using only two types of resistor R & $2R$.

Total Marks - 8M




Fig (a)

→ 2M

$$R_{th} = \left[\left[(2R \parallel 2R) + R \right] \parallel 2R \right] + R$$

(47)



$$R_{th} = 2R$$

The equation of o/p voltage is given by.

$$V_{o} = -R_f \left(\frac{b_0}{2R} + \frac{b_1}{4R} + \frac{b_2}{8R} + \frac{b_3}{16R} \right) \rightarrow (2m)$$

10a) Second order Butterworth HPF

Total Marks
6M



→ (2M)

- 1) The figure shows second order Butterworth HPF.
- 2) In first order Butterworth HPF the gain falls at rate of -20 dB/decade at lower frequencies.

∴ In order to increase the rate of gain fall we go for 2nd order HPF.

4) Here gain falls at rate of -40dB/decade at low frequencies.

5) 1st order HPF can be converted into 2nd order HPF using RC N/W.

6) At high frequency the reactance of capacitor C_2 & C_3 is very low & capacitor acts like short ckt & entire input signal is fed as input to op-amp

Explanation:- 2M

7) As frequency goes on decreasing the gain reactance of capacitor goes on increasing.

8) At low freq. the reactance of capacitor C_2 & C_3 is very large. Hence capacitor acts as o/c & no input is fed to opamp. & we get $v_o = 0V$.

9) R_2 & C_2 will give roll of rate of 20dB/decade .

10) Phase lead introduced by R_2 & C_2 & phase lag introduced by R_3 along with junction of C_3 & R_2 will provide additional roll-off of 20dB/decade .

∴ total roll of rate = -40dB/decade


∴ The lower cutoff freq. is given by $f_L = \frac{1}{2\pi\sqrt{R_2 C_2 R_3 C_3}}$ (1M)

12) voltage gain = $\left| \frac{v_o}{v_{in}} \right| = \frac{A_f (f/f_L)}{\sqrt{1 + (f/f_H)^2}}$ (1M)


Q. 10 b)

Monostable Multivibrator

Total Marks **8M** (E9)



→ 3M



→ 2M

1) In standby state \bar{Q} o/p of SR flip-flop = 1. (50)

2) Here o/p of 555 timer = 0, discharge transistor Q_1 is ON, clamping capacitor to ground.

3) When trigger voltage is applied & $V_{trigger}$ vol. goes below $\frac{1}{3}V_{cc}$, the o/p of L.C. is $S=1, Q=1$.
 $\therefore \bar{Q}=0$. The o/p of timer is (high).

4) The discharge transistor Q_1 is off, now capacitor starts charging towards V_{cc} via R .

5) The capacitor continues to charge until voltage of capacitor exceeds $\frac{2}{3}V_{cc}$, when vol. across capacitor goes above $\frac{2}{3}V_{cc}$, $R=1, \bar{Q}=1$.
& o/p of 555 timer goes low.

6) The discharge transistor Q_1 is ON, clamping external timing capacitor C to ground.

7) From the waveform we can see that once triggered the o/p remain in high state.
hold time T_p

8) When reset goes low, o/p is forced to zero. Since discharge transistor is turned ON.

Explanation $\rightarrow 2M$

$$V_c = V_{cc} (1 - e^{-t/RC})$$

(51)

At time $t = T$

$$2/3 V_{cc} = V_{cc} (1 - e^{-T/RC})$$

$$e^{-T/RC} = 1/3$$

$$-T/RC = \ln(1/3)$$

→ (1M)

$$T = 1.1 RC$$

Total Marks :- 6M

10c) $R_A = 2.2k\Omega$, $R_B = 3.9k\Omega$, $C = 0.1\mu F$.

$$T_c = 0.693 (R_A + R_B) C = 0.42ms \quad \rightarrow (2M)$$

$$T_d = 0.693 (R_B) C = 0.27ms \quad \rightarrow (2M)$$

$$f_0 = \frac{1.45}{(R_A + 2R_B) C} = 1.45 kHz \quad \rightarrow (2M)$$