

**Model Question Paper-1 with effect from 2019-20 (CBCS Scheme)**

USN

--	--	--	--	--	--	--

**Fourth Semester B.E. Degree Examination**  
**Subject Title: Analog Circuits**

**TIME: 03 Hours****Max. Marks: 100**

Note: Answer any **FIVE** full questions, choosing at least **ONE** question from each **MODULE**.

Module -1			*Bloom's Taxonomy Level	Marks
Q.01	a	Explain the design constraints of a classical discrete-circuit biasing arrangement with circuit and relevant equations. How does $R_E$ provide a negative feedback action to stabilize the bias current?	L2	8
	b	Considering the conceptual circuit of common emitter configuration, derive the expressions for $g_m$ , $r_{in}$ , and $r_e$ . Draw the hybrid $-II$ model of a transistor.	L1,L2	8
	c	A BJT having $\beta=120$ is biased at a DC collector current of 1 mA. Find the value of $g_m$ , $r_e$ , $r_{in}$ at the bias point .	L3	4
OR				
Q.02	a	Design a fixed $V_G$ bias circuit using Voltage divider arrangement to establish a DC drain current of 0.5mA. The MOSFET is specified to have $V_t=1V$ , $k_n W/L=1mA/V^2$ ( $\lambda = 0$ ). Use $V_{DD} = 12V$ . Calculate the percentage change in the value of $I_D$ obtained when the MOSFET is replaced with another MOSFET having the same $k_n W/L$ but $V_t = 1.5V$ .	L3	10
	b	Explain the MOSFET biasing technique using a large drain-to-gate feedback resistance $R_G$ . Design the drain-to-gate feedback biasing circuit to operate at a DC drain current of 0.5mA. Assume $V_{DD} = 5V$ , $k_n W/L=1mA/V^2$ , $\lambda=0$ .	L3	6
	c	Draw and explain the small signal model of the MOSFET assuming $\lambda \neq 0$ .	L1	4
Module-2				
Q. 03	a	With a neat circuit diagram and ac equivalent circuit derive the expressions for $R_{in}$ , $A_{vo}$ , $A_v$ and $R_o$ for common source amplifier with an unbypassed source resistance.	L2	8
	b	Explain the internal capacitances of a MOSFET and hence draw the high frequency small signal model of MOSFET.	L1,L2	6
	c	For the n-channel MOSFET with $t_{ox}=10nm$ , $L=1\mu m$ , $W=10\mu m$ , $L_{ov}=0.05\mu m$ , $C_{sbo} = C_{dbo} = 10fF$ , $V_0=0.6V$ , $V_{SB}=1V$ and $V_{DS}=2V$ . Calculate i) $C_{ox}$ ii) $C_{ov}$ iii) $C_{gs}$ iv) $C_{gd}$ v) $C_{sb}$ vi) $C_{db}$	L3	6
OR				
Q.04	a	Derive the expression for low frequency response of a common source amplifier.	L1,L2	8
	b	It is desired to design a phase-shift oscillator (Self biased JFET amplifier) using a JFET having $g_m=5000\mu s$ , $r_d = 40k\Omega$ , and feedback circuit resistance of $R=10k\Omega$ . Select the value of 'C' for oscillator operation at 1 kHz and $R_D$ for a gain $A=40$ to ensure oscillator action.	L3	4

*M.A.S*  
09.07.2021,

Head of the Department  
Dept. of Electronic & Communication Engg.  
KLS V.D.I.T., HALIYAL (U.K.)

Scheme E Solution Prepared by  
Page 01 of 02

*Daniel C. M.*

	c	With a neat diagram explain working of a crystal oscillator. Explain series and parallel resonance action with equivalent circuits and relevant expressions. A crystal has $L=0.334H$ , $C=0.065pF$ , $C_M=1pF$ and $R=5.5k\Omega$ . Calculate its series and parallel resonant frequency.	L3	8
<b>Module-3</b>				
Q. 05	a	With a neat block diagram explain the working of a negative feedback amplifier. How is the overall gain affected in these amplifiers?	L1,L2	8
	b	Determine the voltage gain, input and output impedance with feedback for a voltage series feedback amplifier having $A= -100$ , $R_i=10k\Omega$ , $R_o=20k\Omega$ for a feedback of i) $\beta=1$ and ii) $\beta= -0.5$	L3	8
	c	Draw the four basic negative-feedback topologies.	L1	4
OR				
Q. 06	a	Define power amplifiers and list the types of power amplifiers based on the location of Q point, conduction angle, efficiency and applications.	L1,L2	8
	b	Prove that the maximum conversion efficiency of a transformer coupled Class A amplifier is 50%.	L2	6
	c	Calculate the efficiency of a transformer coupled Class B amplifier for a supply of 12V and peak output voltage of 6V.	L3	2
	d	Explain in brief the working of a Class C power amplifier.		4
<b>Module-4</b>				
Q. 07	a	How does negative feedback affect the performances of an inverting amplifier using opamp? Derive the relevant expressions for Gain, input resistance and output resistance.	L2	8
	b	The opamp 714C is connected as an inverting amplifier with $R_i=1k\Omega$ and $R_F=4.7k\Omega$ . Compute the closed loop parameters: $A_F$ , $R_{IF}$ , $R_{OF}$ , $f_F$ . Given $A=400000$ , $R_i=33M\Omega$ and $R_o=60\Omega$ ; supply voltages are $\pm 13V$ ; Max output voltage swing = $\pm 13V$ , Unity gain bandwidth = 0.6MHz .	L3	6
	c	With a neat circuit diagram explain the opamp based inverting scaling amplifier and averaging circuit with relevant expressions for the output.	L1,L2	6
OR				
Q. 08	a	What is an instrumentation amplifier? What are its applications? With a neat circuit diagram explain an instrumentation amplifier using a transducer bridge.	L1,L2	10
	b	Draw the circuit and waveforms for an inverting Schmitt Trigger using opamp, with relevant expressions.	L1	4
	c	For an inverting Schmitt Trigger circuit $R_1 = 15K\Omega$ ; $R_2 = 1K\Omega$ and $V_{in} = 10V_{p-p}$ sine wave. The saturation voltages are $\pm 14V$ and $V_{ref}= 2 V$ . i) Determine the threshold voltages $V_{ut}$ and $V_{lt}$ . ii) Find the value of Hysteresis voltage $V_{hy}$ .	L3	6
<b>Module-5</b>				
Q. 09	a	Explain the working of a Successive Approximation type of ADC.	L2	8
	b	Explain with a neat circuit diagram, the working of a small signal half wave precision rectifier using an Opamp.	L2	4
	c	What is R-2R network type DAC? Explain with relevant expressions.	L1,L2	8
OR				
Q. 10	a	Explain the working of a second order high pass Butterworth filter with a neat circuit diagram and frequency response. Write the relevant design equations.	L1,L2	6
	b	Explain the operation of 555 timer as a Monostable multivibrator with relevant expressions.	L1,L2	8

	c	In an astable multivibrator $R_A = 2.2 \text{ K}\Omega$ ; $R_B = 3.9 \text{ K}\Omega$ and $C = 0.1\mu\text{F}$ . Determine the positive pulse width $T_c$ and negative pulse width $T_d$ and free running frequency ' $f_0$ '.	L3	6
--	---	--	----	---

\* Bloom's Taxonomy Level: Indicate as L1, L2, L3, L4, etc. It is also desirable to indicate the COs and POs to be attained by every bit of questions.


Model Question paper - 1Subject Name :- A.C.Subject Code :- 18EC42.PART-A.

1a)


Voltage divider bias circuit

Total Marks


(8M)



2m

To obtain DC Equivalent Circuit

Applying Thevenin Equivalent Circ




18


10 Find  $V_{th}$ 

(2)

$$V_{th} = \frac{V_{cc} \times R_2}{R_1 + R_2}$$

To find  $R_{th}$ 

$$R_{th} = R_1 || R_2$$

Thevenin Equivalent Circuit

Application of KVL at input side.

$$V_{th} = I_B R_{th} + V_{BE} + I_E R_E \quad \rightarrow ①$$

$$V_{th} = I_B R_{th} + V_{BE} + (1+\beta) I_B R_E$$

$$\boxed{I_B = \frac{V_{th} - V_{BE}}{R_{th} + (1+\beta) R_E}} \quad \rightarrow ②$$

$$I_c = \beta I_B$$

(3)

$$I_E = (1 + \beta) I_B$$

23

$$= (1 + \beta) \cdot \frac{V_{th} - V_{BE}}{R_{th} + (1 + \beta) R_E}$$

$$I_E = \frac{V_{th} - V_{BE}}{R_{th} + \frac{R_E}{(1 + \beta)}} \rightarrow (2)$$

- (2m)

Applying KCL at o/p side

$$V_{CC} = I_C R_C + V_{CE} + I_E R_E$$

At o/p side.  $I_C \approx I_E$ .

$$\therefore V_{CC} = I_C (R_C + R_E) + V_{CE} \rightarrow (3)$$

$$\therefore V_{CE} = V_{CC} - I_C R_C - I_E R_E \rightarrow (4)$$

from eqn ①

$$V_{th} - V_{BE} = I_B R_T + I_E R_E$$

Since  $V_{th} - V_{BE} = \text{constant}$ , When temp. increases

1)  $I_C$  increases  $\rightarrow (\because I_C = \beta I_B)$

2)  $I_E R_E$  increases.

24

- 3) Since,  $V_{th} - V_{BE}$  is constant,  $I_B R_{th}$  should decrease (4)
- 4) Hence  $I_c$  decreases.
- 5) Increase in  $I_c$  is reflected in increase in  $I_E R_E$  which, in-turn cause  $I_c$  to decrease.


Hence  $R_E$  provides -ve feedback to maintain stability in circuit.

### Design constraints.

- 1)  $V_E = \frac{V_{cc}}{10}$  &  $V_{ce} = \frac{V_{cc}}{2}$ .
- 2)  $R_E = \frac{V_E}{I_E} \approx \frac{V_E}{I_c}$
- 3)  $R_2 \leq \frac{B R_E}{10}$  → (2M)
- 4)  $V_B = V_{th} = \frac{V_{cc} \times R_2}{R_1 + R_2}$
- 5)  $R_C = \frac{V_{cc} - V_C}{I_C}$

1b) Expression for gm.

(5)  
19



Total Marks (8m)

~~1M~~ 1M

> In the above figure we can see that base-emitter junction is forward biased by  $v_{BE}$  & CB jn. is reverse biased by  $V_{CC}$ .

2) Small signal voltage  $v_{BE}$  is applied to base of transistor.  $\therefore$  instantaneous value of BE voltage is given by

$$v_{BE} = V_{BE} + v_{be} \rightarrow ①$$

$$\text{WKT, } i_G = I_s e^{\frac{v_{BE}}{V_T}} \rightarrow ②$$

Substituting ① in ②

$$i_G = I_s e^{(V_{BE} + v_{be})/V_T}$$

$$i_G = I_s e^{\frac{V_{BE}/V_T}{-}} e^{\frac{v_{be}/V_T}{-}}$$

$$i_G = I_d e^{\frac{v_{be}}{V_T}} \rightarrow ③$$

Since  $V_{be} \ll V_T$ , we can write ③ as ⑥

20

$$i_C = I_C \left( 1 + \frac{V_{be}}{V_T} \right)$$

$$\therefore i_C = I_C + \frac{I_C}{V_T} V_{be} \rightarrow ④$$

NKT  $i_C = i_C + I_C \rightarrow ⑤$

Comparing ④ & ⑤

$$i_C = \frac{I_C}{V_T} V_{be} \rightarrow ⑥$$

$$i_C = g_m V_{be} \rightarrow 7$$

$\therefore g_m = \frac{i_C}{V_{be}} = \frac{I_C}{V_T} \rightarrow ⑧$

2m.

7

21

2)  $r_K$ 

WKT,

$$\dot{i}_B = \frac{\dot{i}_C}{\beta} \rightarrow \textcircled{9}$$

$$\therefore \dot{i}_B = \frac{I_C}{\beta} + \frac{I_C}{\beta V_T} v_{be} \rightarrow \textcircled{10}$$

Since

$$\dot{i}_B = I_B + i_b \rightarrow \textcircled{11}$$

Comparing  $\textcircled{10}$  &  $\textcircled{11}$ 

$$I_B = \frac{I_C}{\beta} \rightarrow \textcircled{12}$$

$$\dot{i}_b = \frac{1}{\beta} \frac{I_C}{V_T} v_{be} \rightarrow \textcircled{13}$$

But

$$\frac{I_C}{V_T} = g_m$$

- [2m]

$$\therefore \boxed{\dot{i}_b = \frac{g_m}{\beta} v_{be}} \rightarrow \textcircled{14}$$

22

$$\therefore r_{\pi} = \frac{v_{be}}{i_b} = \frac{\beta}{g_m} \quad | \quad \rightarrow (15) \quad (8)$$

3)

$$i_e = \frac{i_c}{\alpha} = \frac{I_c}{\alpha} + \frac{i_c}{\alpha} \quad \rightarrow (16)$$

NKT


$$i_e = I_e + i_e$$

$$I_e = \frac{I_a}{f}$$

$$i_e = \frac{i_c}{\alpha} = \frac{1}{\alpha} \frac{I_c}{V_T} v_{be} = \frac{I_e}{V_T} v_{be}$$

$$\therefore r_e = \frac{v_{be}}{i_e} = \frac{V_T}{I_e} \quad | \quad \rightarrow (17) \quad \boxed{2M}$$

hybrid  $\pi$  - model



$\rightarrow \boxed{1M}$

9

1c) Given.  $\beta = 120$

$$I_C = 1 \text{ mA}$$

Total Marks 9  
 (4m) 25

$$\Rightarrow g_m = \frac{I_C}{V_T} = \frac{1 \text{ mA}}{25 \text{ mV}}$$

$$= 40 \text{ mA/V}$$

↳ [2m]

$$2) r_e = \frac{1}{g_m} = \frac{1}{40 \text{ mA/V}} = 25 \Omega$$

↳ [1m]

$$3) r_\pi = (1 + \beta) r_e$$

$$= (1 + 120) 25 \Omega$$

$$= 3 \times 10^2 \Omega$$

↳ [1m]

26

2a)

Given:-


$$I_D = 0.5 \text{ m A}$$

$$V_t = 1 \text{ V}$$

Solt:-

$$k_n' N/L = 1 \text{ mA/V}^2$$

$$V_{pp} = 12 \text{ V}$$



As a thumb rule we choose  $R_D$  &  $R_S$  to provide  $V_{DS}$   $V_{CC}$  as drop across  $R_D$

for  $V_{pp} = 12 \text{ V}$ , we get.

$$V_D = +8 \text{ V}, V_S = +4 \text{ V}.$$

$$R_{DS} = \frac{\frac{V_{pp} - V_D}{8} + 1}{I_D}$$

$$R_D = \frac{V_{pp} - V_D}{I_D} = \frac{12 - 8}{0.5 \text{ m}} = 8 \text{ k}\Omega$$

$$R_S = \frac{V_S}{I_S} = 8 \text{ k}\Omega$$

To find  $V_{DS}$ ,

$$I_D = \frac{1}{2} k_n' \left(\frac{V}{L}\right) V_{DS}^2$$

$$0.5 = \frac{1}{2} \times 1 \times V_{DS}^2$$

$$V_{ov} = 1V$$


$$\therefore V_{ds} = V_t + V_{ov} = 1 + 1 = 2V$$

Since  $V_s = +4V$

11  
→ [1M] 27

$$V_g = V_s + V_{gs} = 2 + 4 = 6V \rightarrow [1M]$$

To establish this voltage we select  $R_{h1} = 8M\Omega$ ,  $R_{h2} = 7M\Omega$   
 $V_{DD} = +12V$



→ [2M]

ii) For  $V_t = 1.5V$

$$I_D = \frac{1}{2} \times 1 \times (V_{gs} - 1.5)^2 \rightarrow ①$$

BW  $V_g = V_{gs} + I_D R_S$

$$G = V_{gs} + 8k\Omega \times I_D \rightarrow ②$$

$\frac{dV_g}{dI_D}$  ~~is zero~~.

28

Substituting (1) in (2) we get

(12)

$$6 = V_{GS} + 8 \left( \frac{1}{2} (V_{GS} - 1.5)^2 \right)$$

Solving we get

$$V_{GS} = 2.44V \rightarrow (3) \boxed{2M}$$

Substituting (3) in (2) we get

$$6 = 2.44 + 8k_2 \times I_D$$

$$\therefore I_D = 0.44mA$$


$$\therefore \Delta I_D = \underline{0.44 - 0.5} = -0.06mA$$

$$\therefore \% \text{ change} = -\frac{0.06}{0.5} \times 100 = -12\%$$

**12M**

13) Biassing using drain to gate feedback resistor. (13)

2b)



Total mark = 6M

33

1M

1) The above figure shows biassing using Drain to gate feedback

2) Here large feedback resistance  $R_F$  forces the dc voltage at the gate to be equal to that of drain. ( $\because I_G = 0$ )

Hence

$$V_{GS} = V_{DS} = V_{DD} - R_D I_D$$

$$\therefore V_{DS} = V_{GS} + I_D R_P \quad \boxed{1M}$$

3) If  $I_D$  increases for some reason then  $V_{GS}$  should decrease. Hence decrease in  $V_{GS}$  increases  $I_D$ .

4) Thus -ve fb or degeneration provided by  $R_F$  helps

To keep  $I_D$  as constant as possible

(14)

34

Given:  $I_D = 0.5 \text{ mA}$ ,  $V_{DD} = 5 \text{ V}$ ,  $k_n' n_L = 1 \text{ mA/V}^2$ ,

$$V_f = 1 \text{ V}, g_\lambda = 0.$$

$$\text{WKT: } I_D = \frac{1}{2} \times k_n' \frac{W}{L} \times (V_{GS} - V_f)^2$$

$$0.5 = \frac{1}{2} \times (1) \times (V_{GS} - 1)^2$$

$$1 = (V_{GS} - 1)^2$$

$$\therefore V_{GS} = 2 \text{ V} \quad - [1 \text{ M}]$$

To find  $R_D$

$$V_{DD} = V_{GS} + I_D R_D$$

$$5 = 2 + (0.5 \text{ mA}) R_D$$

$$R_D = 6 \text{ k}\Omega$$

$$\approx 6.2 \text{ k}\Omega \quad (\text{std}) \quad [1 \text{ M}]$$

To find  $I_D$  for  $R_D = 6.2 \text{ k}\Omega$

$$V_{DD} = V_{GS} + I_D R_D$$

$$5 = 2 + I_D (6.2 \text{ k}\Omega)$$

$$I_D = 0.48 \text{ mA} \quad - [1 \text{ M}]$$




$$V_D = V_{DS} = V_{DD} - R_D I_D \quad (1)$$

$$V_D = 1.96 \text{ V}_H \rightarrow [1M]$$

35

## 2c) Small Signal Equivalent Circuit Model

G.



1) from signal point of view FET behaves like a voltage controlled current source. It ~~provides~~ accepts signal  $V_{GS}$  & provides current  $g_m V_{GS}$  at drain terminal.

2) Since i/p resistance is very high, the input side i.e. Gate & source side is replaced by open ckt.



$$r_o = \frac{|V_A|}{I_D}$$


$$\text{But } V_A = \frac{1}{2}$$



$$\text{If } \lambda = 0 \quad V_A = \infty \quad \therefore r_o = 0, \text{ we get}$$

36

38

v<sub>ds</sub> = 0V

= 0V

= 20V

= 0V

$$g_m \cdot v_{gs} = 0V$$

$$-IM$$



MOSFET

+ v<sub>ds</sub>

Inversion

long. 2 Nam 2


(1)



$$+ v_{ds}$$

$$M_1$$

or



$$+ v_{ds}$$

Now

when T37

will

2

steps decrease T37 will f trigger trip time and if  
time of work to self tripping bell and no  
alarm and 3 v<sub>ds</sub> trip time alarm 3 v<sub>ds</sub> trip  
time alarm 3 v<sub>ds</sub> trip time alarm 3 v<sub>ds</sub> trip time alarm

44

$$M_1$$

$$+ v_{ds} \quad 9/1 \quad 9/2 \quad \leftarrow$$


$$M_1 <$$

$$\frac{1}{RC} = 0.7$$


(2)


then  $v = 0$  or  $\therefore v = 0V$   $v' = 0V$   $v'' = 0V$   
 $v = 0V$   $v' = 0V$   $v'' = 0V$

3a) C.S. Amplifier with unbypassed source resistance



- 1) figure shows common source ampl. with source resistor  $R_s$ .
  - 2) three input signal is applied to gate via Resig. & op signal  $v_o$  is taken at drain.
  - 3)  $R_s$  stabilizes the operating point of MOSFET Under variation in MOSFET parameter such as temperature, current gain, transconductance etc





Small Signal Equivalent Circuit.

- 6) Working at input side  $i_d = 0$ .
- 7) TIP resistance  $r_{in}$  is given by.

$$r_{in} = R_g \rightarrow ①$$

Usually  $R_g$  will be ( $1M\Omega - 10M\Omega$ )

$$v_i = \frac{v_{sig} \times R_g}{R_s + R_{sig}} \rightarrow ②$$

— 1 M

But  $R_s \gg R_{sig}$  hence

$$v_i = \frac{R_s}{R_g} \times v_{sig}$$

$$v_i = v_{sig} \rightarrow ③$$


Applying KVL at input side

$$v_i = v_{gs} (1 + g_m R_s) \rightarrow ④$$

10) Make  $v_i = 0$  we get  $v_{gs} = 0$

we get

(5)



$$R_o = R_D$$

$$11) \boxed{v_o = -g_m v_{gs} (R_o || R_L)} \rightarrow (5)$$

$$12) A_v = \frac{v_o}{v_{in}} = \frac{-g_m v_{gs} (R_o || R_L)}{v_{gs} (1 + g_m R_s)}$$

$$\boxed{A_v = \frac{-g_m (R_o || R_L)}{(1 + g_m R_s)}} \rightarrow (6)$$

→ 2M

13) To find  $A_{v_0}$  we make  $R_L = \infty$


$$\boxed{A_{v_0} = \frac{-g_m R_D}{(1 + g_m R_s)}} \rightarrow (7)$$

14) Since  $v_i = v_{gs}$  i.g.

$$\boxed{G_v = A_v = \frac{v_o}{v_i} = \frac{-g_m (R_o || R_L)}{(1 + g_m R_s)}} \rightarrow (8)$$

↳ 2M

### 3(b) MOSFET internal capacitance



Total work 6M

There are basically 2 types of internal capacitance in MOSFET.

1) Gate capacitance effect:- Gate electrode along with channel forms parallel plate with  $\text{SiO}_2$  as dielectric.

2) The source & drain depletion layer capacitance

When source & drain are reverse biased depletion region will be created b/w drain  $n^+$  & p-substrate & also b/w <sup>source</sup> ~~drain~~ & substrate.

$\rightarrow (1M)$

1) The gate capacitance effect

It can be modelled by  $C_{gs}$ ,  $C_{gd}$ ,  $C_{gb}$ .

1) When MOSFET is operating in triode region  
 Where  $V_{DS}$  will be small & channel will be uniform ; we have

$$C_{GS} = C_{GD} = \frac{1}{2} WL \text{Cox} \rightarrow ①$$

$\frac{1}{2} M$

2) When MOSFET is operating in saturation region,  
 Where  $V_{DS}$  will be large & channel at drain end is zero , we have

$$C_{GS} = \frac{2}{3} WL \text{Cox} \rightarrow ②$$

$\frac{1}{2} M$

$$C_{GD} = 0$$

3) When MOSFET is in cutoff region the channel disappears , then we have

$$C_{GS} = C_{GD} = 0$$

$$C_{GS} = WL \text{Cox} \rightarrow ③$$

$\frac{1}{2} M$

$$C_{GS} = WL \text{Cox} \rightarrow ④$$

$\frac{1}{2} M$

## 2) Junction Capacitance

(57)

When source & drain are reverse biased,  
There will be capacitance formed b/w source ( $N^+$ )  
& substrate (body) & also b/w drain ( $N^+$ ), &  
body.

This is given by

$$C_{SB} = \frac{C_{SB0}}{\sqrt{1 + \frac{V_{SB}}{V_0}}} \rightarrow (5)$$

— (IM)

$C_{SB0}$  = Capacitive value at zero reverse bias vol.

$V_{SB}$  = Magnitude of reverse bias vol.

$V_0$  = Junction built-in voltage (0.6 to 0.8V)

$$C_{DB} = \frac{C_{DB0}}{\sqrt{1 + \frac{V_{DB}}{V_0}}} \rightarrow (6)$$

— (IM)


$C_{DB}$  = Capacitance at zero reverse bias vol.

$V_{DB}$  = Magnitude of " " "


$V_0$  = Junction built-in voltage (0.6 to 0.8V)

# High frequency MOSFET model

(18)



(Small signal equivalent circuit)



(High freq circuit of MOSFET)

Total Marks :- 6M

$$3c) t_{ox} = 10 \text{ nm}, L = 1.0 \mu\text{m}, N = 10 \mu\text{m}, L_{ov} = 0.05 \mu\text{m}$$

$$C_{bo} = C_{db} = 10 \text{ fF}, V_0 = 0.6 \text{ V}, V_{SB} = 1 \text{ V}, V_{DS} = 2 \text{ V}.$$

$$1) C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{3.9 \epsilon_0}{t_{ox}} = \frac{3.9 \times 8.854 \times 10^{-12}}{10 \text{ nm}} = 3.045 \text{ fF}/\mu\text{m}^2 \rightarrow 1 \text{ m}$$

$$2) C_{ov} = N L_{ov} C_{ox} = 1.72 \text{ fF} \rightarrow 1 \text{ m}$$

$$3) C_{gs} = 2/3 N L C_{ox} = 25.7 \text{ fF} \rightarrow 1 \text{ m}$$


89

$$C_{gd} = \frac{1}{2} \mu L C_{ox} = 1.72 \text{ fF} \rightarrow (m)$$

$$C_{sb} = \frac{C_{sb0}}{\sqrt{1 + \frac{V_{sb}}{V_0}}} = 6.1 \text{ fF.} \rightarrow (m)$$

$$C_{db} = \frac{C_{db0}}{\sqrt{1 + \frac{V_{pb}}{V_0}}} = 4.1 \text{ fF} \rightarrow (m) //$$

W.D frequency response of Common Source Amplifier (6c)



Total Marks 8M

To determine low frequency gain of the common source amplifier, ~~parallel~~ sources are ~~to~~

1) DC sources are eliminated

2) Ignoring resistance  $r_o$ .

The analysis begins at signal generator by finding the fraction of  $V_{sig}$  that appears at transistor gate

$$V_g = V_{sig} \times \frac{R_g}{R_g + \frac{1}{sG_{E_i}} + R_{sig}}$$

$$V_g = V_{sig} \times \frac{R_g}{R_g + R_{sig}} \times \frac{\frac{s}{s + \frac{1}{C_g (R_g + R_{sig})}}}{C_g (R_g + R_{sig})}$$

1M

Effect of coupling capacitor  $C_C$  with break frequency  $\omega_{p1}$  is given by.

$$\omega_{p1} = \omega_0 = \frac{1}{C_C (R_g + R_{sig})} \quad (61)$$

→ (2m)

$$I_d = \frac{V_g}{\frac{1}{g_m} + \frac{1}{sC_S}}$$

$$I_d = g_m V_g \frac{s}{s + \frac{1}{g_m C_S}}$$


Effect of  $C_S$  with break frequency  $\omega_{p2}$  is given by

$$\omega_{p2} = \frac{g_m}{C_S}$$

$$I_o = -I_d \frac{R_o}{R_o + \frac{1}{sC_2} + L_L}$$

$$V_o = I_o R_L = -I_d \frac{R_o R_L}{R_o + R_L} \frac{s}{s + \frac{1}{C_C (R_o + R_L)}}$$

→ (2m)



→ (2m)

4b) Total Marks - 4M

$$g_m = 5000 \mu S, r_d = 40 k\Omega, R = 10 k\Omega.$$

$$f = \frac{1}{2\pi R C \sqrt{6}}$$

$$\therefore C = \frac{1}{2\pi f C \sqrt{6}} = 6.49 \text{ nF.} \rightarrow (2m)$$

$$|A| = g_m R_L$$

$$\therefore R_L = |A| / g_m = \frac{40}{5000 \mu S} = 8 k\Omega //$$

→ (2m)

## h) Crystal Oscillator

Total Marks = 8M

A piezoelectric crystal such as Quartz, exhibits electro-mechanical resonance characteristics that are stable.





Fig (a) shows symbol of crystal. & Fig (b) shows its electric equivalent circuit.

The resonance properties are characterised by large inductance  $L$ ; a very small series capacitance  $C_s$ , a series resistance  $r$  representing a Q factor  $\omega_0 L / r$  that can be as high as few hundred thousand.

↳ Exph → (2M)

Since Q factor is very high, we neglect resistance & C<sub>s</sub>.  
Express impedance as

$$Z_{CS} = \sqrt{[sC_p + \frac{1}{sL + \frac{1}{sC_s}}]} \rightarrow ①$$

The crystal has 2 resonance frequencies,

Series resonance  $\omega_s = \frac{1}{\sqrt{LC_s}}$  → ②

parallel resonance  $\omega_p = \frac{1}{\sqrt{L\left(\frac{C_s C_p}{C_s + C_p}\right)}}$  → ③

$$f_s = \frac{1}{2\pi\sqrt{LC}} = 1.08 \text{ kHz.} // \rightarrow 1M$$


$$f_p = \frac{1}{2\pi\sqrt{L C_{eq}}} = 1.11 \text{ kHz.} // \rightarrow 1M$$

$$C_{eq} = \frac{C_m C}{C_m + C} = 61 \times 10^{-18} F // \rightarrow 1hM$$

5a)

## Block diagram of negative feedback

37 (17)



Total Marks  
8.M.

i) The above figure shows basic structure of feedback amplifier

ii) Here  $x_i$  represents either Voltage or Current

$A \rightarrow$  open loop gain of amplifier

$\beta \rightarrow$  Gain of feedback network

$$\boxed{x_o = Ax_i} \rightarrow ① \quad \rightarrow 1M$$

The o/p  $x_o$  is fed to load as well as feedback.

W.P.

The o/p of fb w/p ' $x_f$ ' is related to ' $x_o$ ' by

$$\boxed{x_f = \beta x_o} \rightarrow ②$$

At KT,  $\boxed{x_i = x_s - x_f} \rightarrow ③ \quad \rightarrow 1M$

Since  $x_s$  is subtracted from  $x_f$  the feedback is said to be negative.

38

WKT,

$$x_0 = A x_i$$

18

$$x_0 = A (x_s - x_f)$$

$$x_0 = A (x_s - \beta x_0)$$

$$x_0 (1 + A\beta) = Ax_s$$

2m

$$\therefore A_f = \frac{x_0}{x_s} = \frac{A}{1 + A\beta} \rightarrow 1$$

where  $A_f = \text{loop gain}$

$A_f$  is smaller than open loop gain  $A$  by quantity  $(1 + A\beta)$   $\rightarrow 1m$

$\therefore (1 + A\beta) \rightarrow \text{amount of feedback}$

usually  $A\beta \gg 1$ .

$$\therefore A_f = \frac{1}{1/\beta} \rightarrow 1 \quad \rightarrow 1m$$

Since feedback  $\approx 1/\beta$  usually made up of R & C  
The gain with feedback is also constant & stable

5b) To find:  $A_v$ ,  $R_{if}$ ,  $R_{of}$ . Total Marks: 8m (19)

Given:  $A = -100$ ,  $R_i = 10\text{ k}\Omega$ ,  $R_o = 20\text{ k}\Omega$ .

39

For  $\beta = 1$  &  $\beta = 0.5$ .

$$\text{i)} A_f = \frac{A}{1+AP} = \frac{-100}{1+(-100)(1)} = 1.01. \rightarrow 1\text{m}$$

$$R_{if} = R_i(1+AP) = 10\text{ k} [1 + (-100)(1)] = 990\text{ k}\Omega.$$

$$R_{of} = \frac{R_o}{(1+AP)} = \frac{20\text{ k}}{(1+(-100)(1))} = 202\text{ m}. \rightarrow 1\frac{1}{2}\text{ m}$$

ii)  $\beta = 0.5$

$$A_f = \frac{A}{1+AP}^2 = \frac{-100}{(1+(-100)(-0.5))^2} = -1.96. \rightarrow -1\text{m}$$

$$R_{if} = R_i(1+AP) = 10\text{ k} [1 + (-60)(-0.5)] = 490\text{ k}\Omega$$

$\hookrightarrow 1\frac{1}{2}\text{ m}$

$$R_{of} = \frac{R_o}{(1+AP)} = 408.1\text{ m}$$

$\hookrightarrow 1\frac{1}{2}\text{ m.}$


5c) feed back Topologies

40

1) Voltage Amplifier


Total Marks  
4M

(20)



→ 1M


2) Current Amplifier



→ 1M


### 3) Transconductance Amplifier

21



$\rightarrow 1m$

### 4) Trans Resistive form Amplifier



$\rightarrow 1m$


22(b)

A power Amplifier is an electronic device used to increase the magnitude of  $V/I/P$  of an input signal using an external power source. → (1m)

Total Marks: 8M

### Classification of Power Amplifier


i) Class A power Amplifier → (2m)



- \*> Here the transistor conducts for entire cycle of input signal
- \*> Here conduction angle is  $360^\circ$ .
- \*> It has high o/p power but poor conversion efficiency.
- \*> Here Q-pt is located at centre of DC load line
- \*>  $\eta < 50\%$

2) Class B O/P & stage  $\rightarrow 2m$

(23) 23



\*> Here transistor conducts for only one half cycle of input signal.


\*> Conduction angle =  $180^\circ$ .

\*> Here  $I_c$  is zero.

\*> Here Q-point is located in cutoff region.

\*>  $\eta > 50\%$ . But  $\eta \leq 78.5\%$ .

3) Class AB O/P & stage  $\rightarrow 2m$



\*> Here transistor conduction lies between that of Class A & B Amplifier

\*> Here conduction angle is  $> 180^\circ$ . but  $< 360^\circ$


\*> Here  $I_c < i_c$ .

\*> Here Q-point is located above " "

24 h) Clos C' output stage

→ 1M

(24)



- \*> Here transistor conducts less than half.
- \*> Here conduction angle is  $< 180^\circ$ .
- \*> Here  $\eta \geq 90\%$ .
- \*> It is used for RF power Amplification.

66) Power Conversion Efficiency

Total Marks :-  
6m

$$\eta = \frac{P_{\text{ac}(\text{av})}}{P_{\text{dc}(\text{dc})}} \times 100 \% \rightarrow ① \rightarrow 1m$$

It is the ratio of ac o/p power to dc input power.

$$P_{\text{dc}(\text{dc})} = V_{\text{ce}} I_{\text{ce}} \rightarrow ②$$

$$P_{\text{ac}(\text{av})} = V_{\text{rms}} I_{\text{rms}} \rightarrow ③$$

→ 1m

$$\text{Ansatz für } V_{\text{bias}} \Rightarrow V_{\text{cecp}} = \frac{V_{\text{cc}}}{\sqrt{2}}, \quad I_{\text{bias}} = \frac{I_{\text{cecp}}}{\sqrt{2}} \quad (20)$$

$$\text{Leistung (Power)} = \frac{V_{\text{cecp}} I_{\text{cecp}}}{2} \rightarrow (4) \rightarrow 1 \text{ m}$$

$$V_{\text{cecp}} = V_{\text{ceo}} = V_{\text{cc}} \rightarrow (5) \quad \left. \begin{array}{l} \text{Ansatz für } V_{\text{ceo}} \\ \text{Ansatz für } I_{\text{ceo}} \end{array} \right\} \rightarrow 1 \text{ m}$$

$$\text{Leistung (Power)} = \frac{V_{\text{cc}} \times I_{\text{ceo}}}{2} \rightarrow (1 \text{ m})$$

$$\therefore \eta = \frac{V_{\text{cc}} I_{\text{ceo}}}{2} \times \frac{100\%}{V_{\text{cc}} \times I_{\text{cecp}}} \quad \left. \begin{array}{l} \text{Ansatz für } V_{\text{ceo}} \\ \text{Ansatz für } I_{\text{ceo}} \end{array} \right\} \rightarrow 1 \text{ m}$$

$$\therefore \eta = 50\% \quad \left. \begin{array}{l} \text{Ansatz für } V_{\text{ceo}} \\ \text{Ansatz für } I_{\text{ceo}} \end{array} \right\} \rightarrow 1 \text{ m}$$

26

6c) Given:  $V_{CC} = 12V$

Total Marks  
2M (2)

$$V_{OC(AC)} = 6V$$

$$\eta = \frac{V_{CC}^2 / R_L}{V_{OC(AC)}^2 / R_L} \times 100$$

$$(P_{OC(A)} = \frac{V_{OC(AC)}^2}{2} \times R_L)$$

$$= 0.25 \times 2$$

$$= \underline{\underline{50\%}} \rightarrow (2M)$$

6d) Class C Power Amplifier.

Total Marks:-  
2M



- 1) In class C power amplifier Q-point is located below cutoff region. (Q < 1 in 2 regions)
- 2) When input signal is off, the transistor is off. When input signal is applied the transistor operates in saturation region.
- 3) When transistor is off the current flowing through transistor is less, hence power dissipation is negligible.

When transistor is ON, voltage drop across transistor is less.

(20) 27


4) Disadvantage: Class C amplifier is highly non-linear & produces distorted o/p.

5) The drawback is overcome by connecting LPF at the o/p. Expln  $\rightarrow 2M$



28 When input voltage is positive above  $V_{BE}$  transistor  
 On ion & operates in Sat. Hence  $V_o = V_{CE, Sat}$

### 7a) Inverting Amplifier



Total Marks :-  
 8M

Applying KCL at node  $v_2$

$$I_{in} = I_B + I_f \quad \rightarrow ①$$

Since  $(R_i \approx 2M\Omega \text{ for } T41)$

$$I_{in} \approx I_f \quad \rightarrow ②$$

$$\frac{v_{in} - v_2}{R_1} = \frac{v_2 - V_o}{R_f} \quad \rightarrow ③$$

$$V_{in} = v_1 - v_2 = \frac{V_o}{A}$$

Since  $v_1 = 0$

$$v_2 = -\frac{V_o}{A} \quad \rightarrow ④$$

Substituting ④ in ③

(29)  
29

$$\frac{V_{in} + V_o/A}{R_1} = -\frac{(V_o/A) - V_o}{R_f}$$

$$\frac{V_{in}}{R_1} + \frac{V_o}{AR_1} = -\frac{V_o}{A R_f} - \frac{V_o}{R_f}$$

$$V_o \left( \frac{1}{AR_1} + \frac{(A+1)}{R_f A} \right) = -\frac{V_{in}}{R_1}$$

$$\therefore \frac{V_o}{V_{in}} = -\frac{A(R_1, R_f)}{(R_1 + R_f + AR_1) A R_f}$$

$$\therefore A_f = -\frac{A R_f}{(R_1 + R_f + AR_1)} \rightarrow ⑤$$

Since  $AR_1 \gg (R_1 + R_f)$


$$A_f = -A \frac{R_f}{AR_1} = -R_f/R_1$$

$$\boxed{A_f = -R_f/R_1} \rightarrow ⑥$$

30

from eqn (1) we can see that with negative feedback the gain of the opamp is reduced and even gain const  $k_F$  is constant since gain depends only on  $R_F$  &  $A_F$ . (30)

Input resistance with fbs :-



Applying miller effect at input & o/p side.  
the feedback resistance  $R_f$  can be split as.

$$\frac{R_f}{(1+A)} \text{ at i/p side } \& \frac{A_F R_f}{(1+A)} \text{ at o/p side}$$

$$R_{if} = R_i + \left( R_i || \frac{R_f}{(1+A)} \right) \rightarrow ①$$

here  $R_i \gg \left( \frac{R_f}{1+A} \right)$


(3) 31

$$\therefore R_{if} = R_i + \frac{R_f}{(1+A)}$$

$\rightarrow 1m$

we get  $R_{if} = R_i$

Output resistance with feedback.



$\rightarrow 1m$

Applying KCL at op side

$$I_o = I_a + I_b \rightarrow ①$$

Since  $[ (R_i \parallel R_f) + k_f ] \geq R_o$

32

$$I_a > I_b$$

32

$$\therefore I_o \approx I_a.$$

Applying KVL to open loop.

$$-V_o + I_o R_o + A V_{id} = 0$$

$$I_o = \frac{V_o - A V_{id}}{R_o} \rightarrow \textcircled{2}$$

$$V_{id} = V_1 - V_2 = 0 - \frac{V_o R_i}{R_i + R_g} \rightarrow \textcircled{3}$$

Substituting  $\textcircled{3}$  in  $\textcircled{2}$

$$I_o = \frac{V_o + A \left( \frac{V_o R_i}{R_i + R_g} \right)}{R_o} \rightarrow \textcircled{4M}$$

$$I_o = \frac{V_o + A \beta V_o}{R_o}$$

$$I_o = \frac{V_o (1 + A \beta)}{R_o}$$

$$R_{eq} = \frac{R_o}{1 + A \beta} \rightarrow \textcircled{5}$$

Given  $R_i = 1\text{ k}\Omega$ ,  $R_f = 4.7\text{ k}\Omega$ .  
 $A = 400000$ ,  $R_i = 33\text{ M}\Omega$ ,  $R_o = 60\text{ }\mu\Omega$ ,  $\pm 13\text{ V}$ .  
 $U_{GB} = 0.6\text{ MHz} = f_0$

(33)

Total Marks  
6M

To find:  $A_f$ ,  $R_{if}$ ,  $R_{of}$ ,  $f_f$ .

$$A_f = -\frac{R_f}{R_i} = -\frac{4.7\text{ k}\Omega}{1\text{ k}\Omega} = -4.7\text{ A}$$

$$R_{if} = R_i(1 + A_f \beta) = 33\text{ M}\Omega (1 + 400000 \times 0.175) = 2.31 \times 10^{12} \Omega$$

→ (1m)

$$\beta = \frac{R_f}{R_i + R_f} = 0.175 \quad \rightarrow (1m)$$

$$R_{of} = \frac{R_o}{(1 + A_f \beta)} = \frac{60}{(1 + 400000 \times 0.175)} = 8.57 \times 10^{-4} \Omega$$

→ (2m)

$$f_f = f_0 (1 + A_f \beta)$$

$$= 0.6\text{ M} (1 + 400000 \times 0.175)$$


$$= 4.2 \times 10^{10} \text{ Hz} \quad \rightarrow (2m)$$

34

34

# Inverting Scaling Amplifier & Average circuit

Total Marks = 6M



→ 2M

- 1) The above fig shows inverting summing ampl. with 3 i/p  $v_a, v_b, v_c$ .

2) Applying KCL at o/p side.

$$I_a + I_b + I_c = I_f + I_B \rightarrow ①$$

Since  $R_i$  is very large we get  $I_B \approx 0$ .

$$\therefore I_a + I_b + I_c = I_f. \rightarrow ②$$

$$\frac{v_a - v_2}{R_a} + \frac{v_b - v_2}{R_b} + \frac{v_c - v_2}{R_c} = \frac{v_i - v_o}{R_f} \quad (35)$$

By concept of virtual ground.

$$v_i = v_2 = 0$$

$$\frac{v_a}{R_a} + \frac{v_b}{R_b} + \frac{v_c}{R_c} = -\frac{v_o}{R_f} \quad (1M)$$

$$v_o = -R_f \left[ \frac{v_a}{R_a} + \frac{v_b}{R_b} + \frac{v_c}{R_c} \right] \rightarrow (2)$$

### Scaling Amplifier

If each input voltage is amplified by different factors, it is called scaling or weighted amplifier.

$$v_o = - \left( \frac{R_f}{R_a} v_a + \frac{R_f}{R_b} v_b + \frac{R_f}{R_c} v_c \right) \rightarrow (4)$$

$$\text{Here } \frac{R_f}{R_a} \neq \frac{R_f}{R_b} \neq \frac{R_f}{R_c}. \rightarrow (1M)$$

# Averaging Amplifier

$$\text{If } R_a = R_b = R_c = R \text{ & } \frac{R_f}{R} = \frac{1}{n}$$

where  $n = \text{no. of i/p}$

$$V_o = - \frac{(V_a + V_b + V_c)}{3}$$

→ 1M  
→ 4


## 8a) Instrumentation Amplifier (Total Marks : 10M)

An Instrumentation Amplifier is a type of differential amplifier with buffer amplifier at each side, which eliminates need for impedance matching, & make amplifier stable for use in measurement & test equipment.

Applications:-

- 1) To enhance the S/N ratio in audio applications.
- 2) Video data acquisition in high speed signal.

→ 1M



(2m)

← Differential → Difference Amplifier ⇒  
1/P, 0/P ampl.

- 1) The above figure shows instrumentation amplifier using transducer bridge.
- 2) Here a resistive transducer (strain gauge) is used. whose resistance changes as function of physical energy applied
- 3) It is denoted by  $R_T + \Delta R$ , where  $R_T$  is resistance of transducer &  $\Delta R$  is change in resistance of  $R_T$ .
- 4) At bridge balance. Expln → (1m)

38

$$V_a = V_b$$

$$\frac{V_{dc} \times R_B}{R_e + R_B} = \frac{V_{oc} \times R_A}{R_A + R_T}$$

28

(2m)

→ Generally  $R_A$ ,  $R_B$ ,  $R_e$  &  $R_T$  chosen to be same at some reference temperature.

6) The bridge is balanced at reference cond<sup>n</sup>, as the physical qty to be measured changes, the resistance of transducer also be changed, causing bridge imbalance  
 $V_a \neq V_b$

7) Let  $\Delta R$  be change in resistance of transducer, since  $R_B$  &  $R_e$  are fixed resistor, the voltage  $V_b$  is constant. However  $V_a$  varies as the function of transducer resistor

$$V_a = \frac{V_{dc} \times R_A}{R_A + (R_T + \Delta R)} \rightarrow ②$$

$$V_b = \frac{V_{dc} \times R_B}{R_e + R_B} \rightarrow ③$$

(2m)

$$V_{ab} = V_a - V_b$$

$$= \frac{V_{dc} \times R_A}{R_A + (R_T + \Delta R)} - \frac{V_{dc} \times R_B}{R_e + R_B}$$

$$V_{ab} = -\frac{V_{dc} \times \Delta R}{2(R + \Delta R)} \rightarrow ⑤$$

(39/39)

Here -ve sign indicates  $V_a$  is less than  $V_b$ .

The op-amp voltage  $V_{ab}$  is applied to differential input of op-amp consisting of 3 opamps.

$$\therefore V_o = \frac{R_f}{R_1} \left( \frac{V_{dc} \times \Delta R}{2(R + \Delta R)} \right) \rightarrow ⑥$$

Since  $2R \gg \Delta R \Rightarrow 2R + \Delta R \approx 2R$  (IM)


$$V_o = \frac{R_f}{R_1} \cdot \frac{\Delta R}{4R} V_{dc}$$

$$\underline{\underline{V_o \propto \Delta R}}$$


86)

InvertorSchmitt Trigger

Total Marks  
4M



1M



1/2 M

As long as  $V_{in} < V_{ut}$ ,  $V_o = +V_{sat}$ .

$$V_{ut} = (+V_{sat}) \frac{R_1}{(R_1 + R_2)} \rightarrow ①$$


$\rightarrow \frac{1}{2} m$

When  $V_o = -V_{sat}$  the voltage across  $R_1$  refers as lower than voltage  $V_{ut}$ . When  $V_{in}$  becomes more negative than  $V_{ut}$ ,

$$V_{ut} = (-V_{sat}) \left( \frac{R_1}{R_1 + R_2} \right) \rightarrow ②$$

$V_{hy} = V_{ut} - V_{ut} \rightarrow ③$   $\rightarrow 1m$

$$V_{hy} = \frac{R_2}{R_1 + R_2} [ +V_{sat} - (-V_{sat}) ] \rightarrow ④$$



$\rightarrow 1m$

8c)  $R_1 = 15k\Omega$ ,  $R_2 = 1k\Omega$ ,  $V_{in} = 10V_{pp}$ .

$$\pm V_{sat} = \pm 14V, V_{ref} = 2V$$

Total Marks
6M

To find :-  $V_{ut}, V_{ut}, V_{hy}$

$$V_{ut} = +V_{sat} \left( \frac{R_1}{R_1 + R_2} \right) = .14 \left( \frac{15k\Omega}{16k\Omega} \right) = .13V$$

(2M)

$$V_{U} = -V_{sat} \left( \frac{R_1}{R_1 + R_2} \right) = -14 \left( \frac{15k\Omega}{16k\Omega} \right) = -13V$$


(2M)

$$V_{hy} = V_{ut} - V_U = \underline{\underline{26V}}$$

(2M)

Ques Successive Approximation type ADC

Total Marks  
8M



$V_{in}$	SAR (O/P)	Comparator O/P
	$O_7 \ O_6 \ O_5 \ O_4 \ O_3 \ O_2 \ O_1 \ O_0$	
4.156	1 0 0 0 0 0 0 0	1
(212)	1 1 0 0 0 0 0 0	1
	1 1 1 0 0 0 0 0	0
	1 1 0 1 0 0 0 0	1
	1 1 0 1 1 0 0 0	0
	1 1 0 1 0 1 0 0	1
	1 1 0 1 0 1 1 0	0
	1 1 0 1 0 1 0 1	0
	1 1 0 1 0 1 0 0	0

→ 2M

- 1) The heart of circuit is 8-bit SAR.
- 2) The O/P of SAR is given to 8-bit DAC.
- 3) The O/P of 8-bit DAC is compared with analog O/P  $V_{in}$ .
- 4) Initially  $start = 1$  & SAR is reset. On first clock pulse, MSB is set & all other bits are reset.
 


Expln - 2M.
- i) If  $V_{in} < V_a$  O/P of comparator is zero  
SAR resets current bit & sets next bit. { 2M }
- ii) If  $V_{in} > V_a$  O/P of comparator is 1,  
SAR retains current bit & sets next bit.

5) After 8<sup>th</sup> clock pulse (C<sub>0</sub> conversion pin is high),  
data is latched at O/P.


9b) Small Signal Half wave Rectifier.

Total Marks

4 M



1 M



2 M

- 1) The above figure shows the small signal HWR.
- 2) The circuit can rectify signals having peak value in mV.
- 3) Because of high open loop gain of op Amp.  
The forward bias voltage drop of diode is 0.


- The diode acts like "ideal diode".
- (b) During the half cycle as bias necessary  $V_0'$  mirrors diode  $D_1$  is forward biased & circuit acts as voltage follower & we get  $V_{0\text{min}} = V_0$ .
- (c) During -ve half cycle  $V_0'$  is -ve & diode is reverse biased. open circuiting the feedback path we get  $V_0 = 0V$  &  $V_0' = -V_{\text{sat}}$ .
- (d) Op Amp takes some time to come out of saturation. Hence high speed op Amp like HA2500 should be used.

Explanation - 2m

### Qc) R-2R DAC:


It is a digital to analog converter built using only two types of resistor  $R$  &  $2R$ .

Total Marks - 8m



→ (2m)

Fig (a)



$$R_{th} = \left[ R \left[ (2R + R) + R \right] / (2R + R + R) \right] / (2R)$$

(4)

$$R_m = 2R.$$



The equation of o/p voltage is given by.

$$\therefore V_{20} = -R_f \left( \frac{b_0}{2R} + \frac{b_1}{4R} + \frac{b_2}{8R} + \frac{b_3}{16R} \right) \quad \rightarrow (2m)$$

10a) Second order Butterworth HPF

Total Marks

GM



→ (2M)

- 1) The figure shows second order Butterworth HPF.  
 2) In first order Butterworth HPF the gain falls at rate of -20 dB/decade at lower frequencies.

To increase the rate of gain fall we get for 2nd order HPF.

4) Here gain falls at rate of  $-40\text{dB/decade}$  at low frequencies. (1)

5) 1<sup>st</sup> order HPF can be converted into 2<sup>nd</sup> order HPF using RC NIN.

6) At high frequency the reactance of capacitors  $C_2 \& C_3$  is very low & capacitor acts like short ckt & entire input signal is fed as input to op-Amp

Explanation:- 2M

7) As frequency goes on decreasing the gain reactance of capacitor goes on increasing.

8) At low freq. the reactance of capacitor  $C_2 \& C_3$  is very large. Hence capacitor acts as open & no input is fed to opAmp. & we get  $V_o = 0V$ .

9)  $R_2 \& C_2$  will give roll off rate of  $20\text{dB/decade}$ .

10) Phase lead introduced by  $R_2 \& C_2$  & phase lag introduced by  $R_3$  along with junction of  $C_3 \& R_2$  will provide additional roll-off of  $20\text{dB/decade}$ .

∴ total roll off rate =  $-40\text{dB/decade}$

11) The lower cutoff freq. is given by,  $\boxed{1M}$

12) Voltage gain =  $\left| \frac{V_o}{V_{in}} \right| = \frac{A_f(f/f_L)}{\sqrt{1 + (f/f_L)^2}}$   $f_L = \frac{1}{2\pi\sqrt{R_2 C_2 R_3 C_3}}$   $\rightarrow 1M$



• (b) Monostable

Multi-vibrator

Total Marks

6 M

(e)



- 1) In standby state O/p of SR flip-flop = 1. (80)
- 2) Hence O/p of 555 timer = 0, discharge transistor Q<sub>1</sub> is ON, clamping capacitor to ground.
- 3) When trigger voltage is applied & V<sub>trigger</sub> vol. goes below  $\frac{1}{3}V_{cc}$ , the O/p of L.C. is S=1, Q=1.  
 $\therefore \bar{Q}=0$ . The O/p of timer is (high).
- 4) The discharge transistor Q<sub>1</sub> is off, now capacitor starts charging towards V<sub>cc</sub> via R.
- 5) The capacitor continues to charge until voltage of capacitor exceeds  $\frac{2}{3}V_{cc}$ , When vol. across capacitor goes above  $\frac{2}{3}V_{cc}$ , R=1,  $\bar{Q}=1$ . & O/p of 555 timer goes low.
- 6) The discharge transistor Q<sub>1</sub> is ON, clamping external timing capacitor C to ground.
- 7) from the waveform we can see that once triggered the O/p remains in high state until time T<sub>p</sub>
- 8) When reset goes low, O/p is forced to zero since <sup>reset</sup> discharge transistor is turned ON.

Explanation  $\rightarrow 2M$

$$V_C = V_{CC} (1 - e^{-t/RC})$$

(5)

At time  $t = T$

$$\frac{2}{3}V_{CC} = V_{CC} (1 - e^{-T/RC})$$

$$e^{-T/RC} = \frac{1}{3}$$

$$-T/RC = \ln(\frac{1}{3})$$

$\rightarrow 1M$

$$T = 1.1RC$$

Total Marks : 6M

(Qc)  $R_A = 2.2\text{ k}\Omega, R_B = 3.9\text{ k}\Omega, C = 0.1\text{ \mu F}$

$$T_C = 0.693 (R_A + R_B) C = 0.42\text{ ms.}$$

$\rightarrow 2M$

$$T_d = 0.693 R_B C = 0.27\text{ ms.}$$

$\rightarrow 2M$

$$f_o = \frac{1.45}{(R_A + 2R_B)C} = 1.45 \text{ Hz //}$$

$\rightarrow 2M$