

Sixth Semester B.E. Degree Examination, Dec.2019/Jan.2020
ARM Microcontroller & Embedded Systems

Time: 3 hrs.

Max. Marks: 80

Note: Answer FIVE full questions, choosing one full question from each module.

Module-1

- 1 a. Explain the architecture of ARM cortex – M3 processor with the help of neat block diagram. (10 Marks)
b. List and explain the features of ARM cortex M3 processor. (06 Marks)

OR

- 2 a. Explain the operation modes and privilege levels in cortex M3 processor. (08 Marks)
b. Explain two stack model and reset sequence in ARM cortex M3. (08 Marks)

Module-2

- 3 a. Explain the following instruction with examples:
(i) ASR (ii) LSL (iii) ROR (iv) REV (08 Marks)
b. Briefly explain bit band operations and memory map of cortex M3. (08 Marks)

OR

- 4 a. Write a note on barrier instruction in cortex M3. (06 Marks)
b. With a diagram, explain the organization of CMSiS and its benefits. (10 Marks)

Module-3

- 5 a. Define embedded systems. Explain the 6 purpose of embedded systems with an example for each. (08 Marks)
b. Explain the classification of embedded systems based on generation. (04 Marks)
c. Mention the application of embedded system with an example for each. (04 Marks)

OR

- 6 a. Explain the different 'on board' communication interfaces in brief. (08 Marks)
b. Write a note on: (i) Reset circuit (ii) Watch dog timer. (08 Marks)

Module-4

- 7 a. Explain the different characteristics of embedded system in detail. (08 Marks)
b. With a block diagram, mention the components and in the design of a washing machine and also explain its working. (08 Marks)

OR

- 8 a. What is hardware and software co-design? Explain the fundamental design approaches in detail. (10 Marks)
b. With FSM model, explain the design and operation of automatic tea/coffee lending machine. (06 Marks)

Module-5

- 9 a. Define process. Explain in detail the structure, memory organization and state transitions of the process. (08 Marks)
b. Explain multi processing, multi tasking and multi programming. (08 Marks)

OR

- 10 a. Explain the simulator and emulator. (08 Marks)
b. Write a note on message passing. (08 Marks)

Name of the Faculty: Prof. Rohini Kallur

Name of the Institution: KLS VJIT Haliyal

Department: ECE

Subject: Embedded Systems [18EC62]

Semester: VI

I have written the solution for 15EC62
i.e. ARM Microcontroller & Embedded Systems
as 18EC62 and 17EC62 VTU Examination is
not yet conducted and also Model Question
paper is not available. 15EC62 matches 100%
Syllabus of 18EC62 and 17EC62.

Prof. Kallur 09/07/2021

Subject Teacher:

Prof. Rohini Kallur

Solution of Subject: ARM Microcontroller and Embedded Systems

Subject Code: 15EC62

Dec 2019 / Jan 2020

Module 1

1) a) Explain the architecture of ARM Cortex M3 Processor with the help of neat block diagram. [10 marks]




Fig: Architecture of ARM Cortex M3

→ Cortex M3 is a 32-bit microprocessor. It has 32-bit data path, a 32-bit register bank and 32-bit memory interfaces.

→ The processor has a Harvard Architecture, which means that it has a separate instruction bus and data bus.

This allows instructions and accesses to take place at the same time and as a result of this, the performance of the processor increases because data accesses do not affect the instruction pipeline.

ARM Cortex M3 has many special features: Optional Memory Protection unit, Internal debugging components, breakpoints and watchpoints, Register set, Interface Trace unit and so on.

→ ARM Cortex M3 has registers R0 through R15. In which R0-R12 are general purpose registers. R13 is the stack pointer, R14 is the link register and R15 is the program counter.

→ ARM Cortex M3 also has special registers such as Program Status Registers (PSRs), Interrupt Mask Registers (PRIMASK, FAULT MASK and BASEPRI) and a CONTROL Register of 2 bits.

→ ARM Cortex M3 has a built-in NVIC i.e. Nested Vectored Interrupt Controller which provides multiple features to handle the interrupts.

→ ARM Cortex M3 also has a predefined memory map. The total memory of 4GB is divided into multiple sections and allocated as Code Region, RAM Region, Peripheral and System level region.

→ The processor also has Bus interface, in which we have code memory bus, System bus and Private Peripheral Bus.

→ ARM Cortex M₃ has an optional MPU. This unit allows access rules to be set up for privileged access and user program access.

→ ARM Cortex M₃ supports Thumb-2 instruction set. It allows 255 exceptions which includes external interrupts, exceptions and NMI, Reset

→ The Cortex M₃ processor includes a number of debugging features such as program execution controls including halting and stepping, instruction breakpoints, data watchpoints, registers and memory access, profiling and traces.

17 b) List and explain the features of ARM Cortex M₃ Processor. [06 marks]

Ans: The features of ARM Cortex M₃ are

a) High performance

→ Cortex M₃ processor delivers high performance in microcontroller products:

In this processor many instructions are single cycle. So the performance of the processor will be better. It has separate data and instruction bus which allows simultaneous data and instruction accesses to be performed.

b) Advanced interrupt handling features

→ The interrupt features on the Cortex M₃ processor are easy to use, very flexible, and provide high interrupt processing throughput.

→ It supports up to 240 external interrupt i/p

c) Low-power consumption

→ The Cortex M₃ processor is suitable for low

Power designs because of the low gate count.
→ It has power saving mode support such as sleeping and sleep deep mode.

d) System features

The cortex M3 processor various system features making it suitable for a large no of applications, such as → bit band operation, byte - invariant big endian mode and unaligned data access support.

e) Debug support

ARM cortex M3 supports JTAG or serial wire debug interface. and the coresight debugging solution, processor status or memory contents can be accessed even when the core is running. It has optional ETM for instruction trace and data trace using DWT.

Q2a) Explain the operation modes and privilege levels in cortex M3 processor. [08 marks]

Ans:- The ARM cortex M3 has two operation modes and two privilege levels. The operation modes i.e thread mode and handler mode determine whether the processor is running a normal program or running an exception handler like an interrupt handler or system exception handler. The privilege levels i.e Privileged level and user level provide a mechanism for safeguarding memory accesses to critical regions as well as providing a basic security model.

when running an exception handler	Privileged	User
	Handler mode	
when not running an exception handler	Thread mode	Thread mode

Fig 1: Operations modes & Privilege levels




Fig 2: Allowed operation mode transitions.

- When the processor is running a main program (thread mode), it can be either in a Privileged state or a user state, but exception handlers can only be in a privileged state.
- When the processor exits reset, it is in thread mode, with privileged access rights.
- In the privileged state, a program has access to all memory ranges and can use all supported instructions.

As shown in the figure 2 above, when an exception takes place, the processor will always switch back to the privileged state and return to the previous state when exiting the exception handler. A user program cannot change back

to the privileged state by writing to the control register. It has to go through an exception handler that programs the control register to switch the processor back into the privileged access level when returning to thread mode.

2) b) Explain two stack model and Reset sequence in ARM Cortex M3. [08 marks]

Ans:- Two Stack model → The ARM Cortex M3 has two stack pointers
 ① Main stack pointer ② Process stack pointer
 The stack pointer register to be used is controlled by control register bit 1 [CONTROL[1]].
 When CONTROL[1] is 0, the MSP is used for both thread mode and handler mode as shown in figure 1 below.





Figure 1: CONTROL[1]=0, Both Thread level and Handler use Main stack

In this arrangement, the main program and the exceptions handlers share the same stack memory regions. This is the default setting after power up.

When the CONTROL[1] is 1, the PSP is used in thread mode as shown in the figure 2 below. In this arrangement, the main program and the exception handler can have separate stack memory regions.



Reset Figure 2: CONTROL[1] = 1; Thread level uses Process Stacks and Handler uses Main Stacks.

Reset Sequence →




Fig : 3 Reset Sequence

After the processor exits reset, it will read two words from memory as shown in figure 3.

- 1) Address $0x00000000$: Starting value of $R_{13}(SP)$
- 2) Address $0x00000004$: Reset vector, which is the starting address of program execution, LSB should be set to 1 to indicate Thumb State.

In ARM Cortex M_3 , the initial value for the MSP is put at the beginning of the memory map, followed by the vector table, which contains vector address values. In addition the contents of the vector table are address values not branches instructions. The first vector in the vector table (exception type 1) is the Reset Vector, which is the second piece of data fetched by the processor after reset.

- 3) a) Explain the following instructions with examples.
- i) ASR
 - ii) LSL
 - iii) ROR
 - iv) REV
- [08 marks]

Ans:- i) ASR
It is an Arithmetic Shift Right instruction. The syntax of this instruction is

ASR $R_d, R_n, \#immed$; $R_d = R_n \gg immed$

ASR R_d, R_n ; $R_d = R_d \gg R_n$

ASR.W R_d, R_n, R_m ; $R_d = R_n \gg R_m$



From the blocks above we can see that, the contents of the register will be right shifted as many times as defined in the instruction. The LSB of the register will move to the carry flag and MSB will be retained as it is.

Eg: LDR, R0, #0x04

ASR R1, R0, #01

Before exec?

R0 = 0000 0000 0000 0100

After exec?

R1 = 0000 0000 0000 0010 cy=0


ii) LSL: Logical shift Left

The syntax of this instruction is

LSL Rd, Rn, #immed ; Rd = Rn << immed

LSL Rd, Rn ; Rd = Rn << Rm

LSL N, Rd, Rn, Rm ; Rd = Rn << Rm



In this instruction, the contents of the register are left shifted by sending the MSB to the carry flag and LSB will get appended with 0's.

Eg: LDR R0, #0x08

LSR R1, R0, #01

Before execution:

R0 = 0000 0000 0000 1000

After execution:

R1 = 0000 0000 0001 0000 cy=0


iii) ROR : Rotate Right

The syntax of this instruction is,

ROR $R_d, R_n;$

ROR.W $R_d, R_n, \#imm;$

ROR.W $R_d, R_n, R_m;$



This instruction is Rotate Right instruction. In this instruction the source register will get rotated no of times defined in the instruction. The LSB of the content of the register will move to carry flag as well as to the MSB of the register.

Eg: LDR $R_1, \#0x0A$

ROR $R_2, R_1, \#02$

Before execution:

$R_1 = 0000\ 0000\ 0000\ 1010$

After execution


$R_2 = 1000\ 0000\ 0000\ 0010$ $cy = 1$

iv) REV : Reverse bytes in word.

Syntax of this instruction is

REV $R_d, R_n;$ $R_d = Rev(R_n)$

REV.W



In this instruction, the bytes in the word are interchanged and the data will be reversed. Here the MSB will become LSB.

i.e. Bit [31:24] will move to Bit [7:0]
Bit [23:16] will move to Bit [15:8]
Bit [15:8] will move to Bit [23:16]
Bit [7:0] will move to Bit [31:24]

Eg: LDR R₀, #12345678

~~ROR~~ REV R₂, R₀

Before execution

R₀ = ~~000~~ 12 34 56 78

After execution

R₀ 12 34 56 78

R₂ 78 56 34 12

3.) b) Briefly explain bit band operations and memory map of cortex M₃.

[08 MARKS]

Ans: Bit band operations

Bit band operation support allows a single load/store operation to access to a single data bit. In the ARM cortex M₃, this is supported in two predefined memory regions called bit-band regions.

One of them is located in the first 1MB of the SRAM region and the other is located in the first 1MB of the peripheral region. These two memory regions can be accessed like normal memory, but they can also be accessed via a separate memory region called the bit-band alias. When the bit band alias address is used, each individual bit can be accessed separately in the LSB of each word-aligned address.

The ARM cortex M3 uses the following terms for the bit-band memory addresses:

* Bit band region: This is a memory address region that supports bit band operation.

* Bit band alias: Access to the bit-band alias will cause an access to the bit band region.




Fig 1: Bit accesses to Bit Band Region via Bit band alias.

Memory Map →

The Cortex-M3 processor has a fixed memory map as shown in figure 2 below. This makes it easier to port software from one Cortex M3 product to another.




Fig: 1 Cortex M3 Memory map

The Cortex M3 processor has a total of 4GB of address space. Program code can be located in the code region, the SRAM region or the external RAM region.

The SRAM memory range is for connecting internal SRAM. Access to this region is carried out via the system interface bus. In this region, a 32-MB range is defined as a bit-band alias. Within the 32-bit band alias memory range, each

mutex access represents a single bit in the 1MB bit-band region.

Another 0.5GB block of address range is allocated to on-chip peripherals. Similar to the SRAM region this region supports bit-band alias and is accessed via the system bus interface.

Two slots of 1-4GB memory space are allocated for external RAM and external devices. The difference between the two is that program execution in the external device region is not allowed, and there are some differences with the caching behaviors.

The last 0.5GB memory is for the system level components, internal peripheral buses, external peripheral bus and vendor-specific system peripherals.

4) a) Write a note on barrier instruction in cortex M3.

Ans: The cortex M3 supports a number of barrier instructions. These instructions are needed as memory systems get more and more complex. The three barrier instructions in the cortex M3 are a) DMB b) DSB c) ISB

a) DMB — Data memory barrier; ensures that all memory accesses are completed before new memory access is committed.

b) DSB — Data Synchronization barrier; ensures that all memory accesses are completed before next instruction is executed.

c) ISB - Instruction Synchronization barrier; flushes the pipeline and ensures that all previous instructions are completed before executing new instructions.

The DSB and ISB instructions can be important for self-modifying code. The ISB instruction should be used after updating the value of the CONTROL register. DMB is very useful for multi-processor systems. DMB instructions can be inserted between accesses to the shared memory to ensure that the memory access sequence is exactly the same as expected.

4) b) With a diagram, explain the organization of CMSIS and its benefits. [10 marks]

Ans:- CMSIS stands for Cortex Microcontroller Software Interface Standard.

→ CMSIS is divided into multiple layers

- a) Core peripherals Access layer
- b) Middleware access layer
- c) Device peripheral access layer
- d) Access functions for peripherals




fig1: Structure of CMSIS

Since the CMSIS is incorporated inside the device driver library, there is no special setup requirement for using CMSIS in projects. For each MCU device, the MCU vendor provides a header file, which pulls in additional header files required by the device driver library, including the Core peripheral Access layer defined by ARM.

Benefits of CMSIS →

The main advantage is much better software portability and reusability. It allows software to be quickly ported between Cortex-M3 and other Cortex-M processors, reducing time to market.

→ By using the CMSIS, their software products can become compatible with device drivers from multiple micro controllers vendors, including future microcontrollers that are yet to be released.

→ The CMSIS has a small memory footprint i.e. less than 1KB for all core access functions and a few bytes of RAM. It also avoids overlapping of core peripheral driver code when reusing software code from other projects.

→ By use of CMSIS, the intrinsic functions are not compiler specific.

5) a) Define embedded systems. Explain the 6 purposes of embedded systems with an example for each.

[08 marks]

Ans:- Embedded system.

Embedded system is an electronic / electro mechanical system designed to perform a specific function.

Purpose of Embedded System →

Each embedded system is designed to serve the purpose of any one or a combination of the following.

- a) Data collection / Storage / Representation
- b) Data Communications
- c) Data processing
- d) Monitoring
- e) Control
- f) Application specific user interface

a) Data collection / Storage / Representation

Embedded Systems designed for the purpose of data collection performs acquisition of data from the external world. Data collection is usually done for storage, analysis, manipulation and transmission. The data collected can be either analog or digital.

Eg: Digital camera, which collects data or image, stores it and represents it on the screen

b) Data communications

Embedded data communication systems are deployed in applications from complex satellite communication to simple home network systems. The transmission of data is achieved either by a wire-in medium or by a wireless medium.

* wireless modules are - Bluetooth and wi-fi

* wire line modules are - USB, TCP/IP

Eg - Network hubs, routers, switches

c) Data signal processing

Embedded Systems with signal processing functionalities are employed in applications

demanding signal processing like speech coding, audio video codec, transmission applications etc.

Eg: A digital hearing aid

d) Monitoring

All Embedded products coming under the medical domain are with monitoring functions

→ ECG is an example of monitoring device

Other examples with monitoring function are digital CRO, digital multimeters and logic analyzers.

e) control

A system with control functionality contains both sensors and actuators. Sensors are connected to the i/p port for capturing the things changes in environmental variable and the actuators connected to the o/p port are controlled according to the changes in the i/p variable.

Eg: Air conditioner system used to control the room temperature to a specified limit is a typical example for control purpose.

f) Application Specific User Interface

Buttons, switches, keypad, lights, bells and display unit are Application Specific user interfaces. Mobile phone is an example of Application Specific user interface.

→ In mobile phone, the user interface is provided through the keypad, system speaker, vibration alert etc.

5. b) Explain the classification of embedded system based on generation.

[04 marks]

Ans:- Embedded Systems can be classified based on generation as given below.

- a) First generation Embedded System
- b) Second generation Embedded System
- c) Third generation Embedded System
- d) Fourth generation Embedded System

a) First generation Embedded System

→ These Embedded Systems are built around 8-bit processors such as 8085, Z80. It uses simple circuits with the use of assembly language code, Telephone keypad, Stepper motor control units etc..

b) Second generation Embedded System

These embedded Systems are built around 8/16 bit microprocessors or microcontrollers. These Systems are much complex and have powerful instruction set.

Ex - System developed with Data Acquisition Systems, SCADA Systems.

c) Third generation Embedded System

These embedded Systems use 32-bit processors, 16-bit microcontrollers, DSP Processors evolution, ASIC designs. In this more powerful and complex instruction set is present.

→ Different Vendors came into existence such as Intel, Pentium, Motorola, Zilog. High performance requirements were need of the day.

→ wide range of applications - Robotics, Media, Industrial Process control, and Networking

d) Fourth Generation Embedded Systems.

These Embedded Systems are built around 64-bit Microprocessors and 32-bit microcontrollers. The concept of System on chip (SOC), multi core processors evolved during this generation. These embedded systems have highly complex and powerful instruction set. Smart phones and devices, mobile internet devices were evolved.

5)c) Mention the application of embedded system with an example for each. [04 Marks]

Ans:- The application area and the products in the embedded domain are countless. Some of them are listed below.

- a) consumer electronics : Washing machine, cameras
- b) Household appliances : Refrigerator
- c) Automotive industry : Antilock Braking System, Engine control
- d) Home automation & security systems : Air conditioner, Sprinkler, fire alarm
- e) Telecom : cellular phones, telephone switches
- f) Computer peripherals : Printers, scanners
- g) Computer network system : Network routers, switches
- h) Health care : EEG, ECG machines
- i) Banking and retail : ATM, Point of sales
- j) Card readers : Bar code, Smart card readers.

6)a) Explain the different 'ON Board' communication Interfaces in brief. [08 marks]

Ans:- ON Board Communication interface is also called as Device / Board level communication interface.

The different ON-Board communication Interfaces are

- Inter Integrated Circuit Bus
- Serial Peripheral Interface Bus
- Universal Asynchronous Receiver Transmitter
- 1-wire Interface
- Parallel Interface


a) Inter Integrated Circuit bus

The I2C bus is a synchronous bidirectional half duplex two wire serial interface bus.

The I2C bus comprise of two bus lines

- Serial clock (SCL line) → which is responsible for generating synchronization clock pulse
- Serial Data line (SDA line) → which is responsible for transmitting the serial data across devices

I2C bus is a shared bus system to which number of I2C devices can be connected. Devices connected to the I2C bus can act as either master or slave.




b) Serial peripheral Interface Bus

This is a Synchronous Bi-directional full-duplex four-wire serial interface bus.

SPI requires 4 signals for communication, namely

- Master out Slave in
- Master in Slave out
- Serial clock
- Slave Select

The bus interface diagram is shown in figure below illustrates the connection of master and slave devices on the SPI bus.



SPI works on the principle of 'Shift Register'. The master and slave devices contain a special shift register for the data to transmit or receive. During transmission from the master to slave, the data in the master's shift register is shifted out to the MOSI pin and it enters the shift register of the slave device through the MOSI pin of the slave device.

c) UART :-

UART based data transmission is an asynchronous form of serial data transmission. UART based serial data transmission does not require a clock signal to synchronise the transmitting end and receiving end.

for transmission. The serial communication settings for both transmitter and receiver should data stream. While sending a byte of data, a start bit is added first and a stop bit is added at the end of the bit stream.

For proper communication, the Transmit line of the sending device should be connected to the Receive line of the receiving device. Figure below illustrates the same.




Fig: 3 UART Interfacing

d) 1-wire Interface

1-wire interface is an asynchronous half-duplex communication protocol developed by Maxim Dallas Semiconductor. It makes use of only a single line called DQ for communication and follows the master-slave communication model. One of the key features of 1-wire bus is that it allows power to be sent along the signal wire as well.




Fig 4: 1-wire Interface Bus

e) Parallel Interface

The host processor/controller of the embedded system contains a parallel bus and the device which supports parallel bus can directly connect to this bus system.

The communication through the parallel bus is controlled by the control signal interface between the device and the host. The control signals for communication includes Read/write signal and device select signal. The width of the parallel interface is determined by the data bus width of the host processor.




Fig 5: Parallel Interface Bus

6) b) Write a note on (i) Reset circuit (ii) Watch dog timer

Ans: a) Reset circuit →

[08 marks]

A Reset circuit is essential to ensure that the device is not operating at a voltage level where the device is not guaranteed to operate during system power on. The reset signal brings the internal registers and the different hardware systems of the processor/controller to a known state and starts the firmware execution from the reset vector.

The reset signal can be either active high or active low.

The reset signal to the processor can be applied at power on through an external passive reset circuit comprising a capacitor and resistor or through a standard reset IC like Max 810 from Maxim Dallas. Figure 1, below illustrates a resistor capacitor based passive reset circuit for active high and low configurations. The reset pulse width can be adjusted by changing the resistance value R and capacitance value C .




Fig 1: RC Based Reset Circuit

b) Watchdog Timer →

A watchdog timer is a hardware timer for monitoring the firmware execution. Depending on the internal implementation, the watchdog timer increments or decrements a free running counter with each clock pulse and generates a reset signal to reset the processor if the count reaches zero for a down counting watchdog, or the highest count value for an up counting watchdog. If the watchdog counter is in the enabled state, the firmware can write a zero to it before starting the execution of a piece of code and the watchdog will start counting.




Fig 2: watchdog timer for firmware execution supervisor

Figure 2 above illustrates the implementation of an external watchdog timer based microprocessor supervisor circuit for a small scale embedded system.

7) a) Explain the different characteristics of Embedded system in detail. [08 marks]

Ans:- The important characteristics of an Embedded systems are

- a) Application and domain specific
- b) Reactive and Real time
- c) Operates in Harsh environment
- d) Distributed
- e) Small Size and weight
- f) Power concerns

a) Application and domain specific

Each embedded system is having certain functions to perform and they are developed in such a manner to do the intended functions only. They cannot be used for any other purpose.

b) Reactive and Real time

Embedded systems are in constant interaction with the real world through sensors and user defined input devices which are connected to

input port of the system. Any changes happening in the Real world are captured by the sensors or input devices in Real time and the control algorithms running inside the unit reacts in a designed manner to bring the controlled o/p variables to the desired level. Embedded Systems produce changes in o/p in response to the changes in the input. So they are generally referred as Reactive Systems.

c) Operates in Harsh environment

The environment in which the embedded S/m deployed may be dusty one or a high temperature zone or an area subject to vibrations and shocks. Systems placed in such areas should be capable to withstand all these adverse conditions.

d) Distributed

The term distributed means that embedded S/ms may be a part of larger systems. Many numbers of such distributed embedded systems form a single large embedded control unit.

e) Small size and weight

Product aesthetics is an important factor in choosing a product. The product aesthetics (size, weight, shape, style etc) will be one of the deciding factors to choose a product. In embedded domain ~~also~~ compactness is a significant deciding factor. Most of the applⁿ demands small size and low weight products.

f). Power concerns

Power Management is another important factor that needs to be considered in designing embedded systems. Embedded systems should be designed in such a way as to minimise the heat dissipation by the system. Power Management is a critical constraint in battery operated applications. The more the power consumption the less is the battery life.

7)b) With a block diagram, mention the components and in the design of a washing machine and also explain its working. [08 marks]

Ans: washing machine is a typical example of an embedded system providing extensive support in home automation applications.




Fig: washing Machine - Functional Block - diagram

→ The actuator part of the washing machine consists of a motorised agitator, tumble tub, water drawing pump and inlet valve to control the flow of water into the unit.

→ The sensor part consists of the water temperature sensor, level sensor etc.

→ The control part contains a microprocessor / controller based board with interfaces to the sensors and actuators.

Working →

In top loading models the agitator of the machine twists back and forth and pulls the cloths down to the bottom of the tub. On reaching the bottom of the tub the clothes work their way up to the top of the tub where the agitator grabs them again and repeats the mechanism.

In front loading machines, the clothes are tumbled and plunged into the water over and over again. This is first phase of washing.

In the second phase of washing, water is pumped out from the tub and the inner tub uses centrifugal force to wring out more water from the clothes by spinning at several hundred RPM. This is called a spin phase.

8) a) What is hardware and software co-design? Explain the fundamental design approaches in detail.

Ans:- During the co-design process, the product requirements captured from the customer are converted into the system level needs or processing requirements. At this point of time it is not segregated as either hardware or software requirement, instead it is specified as functional requirement. The functions are simulated and verified for their performance & functionality. This is what is called as Hardware software co design.

[10 marks]

Fundamental design approaches are

- a) Selecting the model
- b) Selecting the architecture
- c) Selecting the language
- d) Partitioning system requirement into hardware and software.

a) Selecting the model

In hardware software co-design, models are used for capturing and describing the system characteristics. A model is a formal system consisting of objects and compositional rules.

b) Selecting the architecture

The architecture specifies how a system is going to implement in terms of the number and types of different components and the interconnection among them.

Controller architecture, datapath architecture, CISC, RISC, VLIW are the commonly used architectures.

e) Selecting the language

A programming language captures a computational model and maps it into architecture.

A model can be captured using multiple programming languages like C, C++, C#, Java etc. for software implementations and languages like VHDL, System C, Verilog etc for hardware implementations.

d) Partitioning System requirements into hardware and software

From an implementation perspective, it may be possible to implement the system requirements in either hardware or software. It is a tough decision making task to figure out which one to opt. Various hardware-software trade offs are used for making a decision on the hardware software partitioning.

3.b) With FSM model, explain the design and operation of Automatic tea/coffee vending machine. [08 Marks]




Fig: 1 FSM Model for Automatic Tea/coffee Vending machine

The FSM contains four states namely, 'wait for coin', 'wait for user input', 'Dispense Tea', 'Dispense coffee'.
The event 'Insert coin' transitions the state to wait for user input. The System stays in this state until a user input is received from the buttons 'cancel', 'Tea' or 'coffee'.
If the event triggered in 'wait state' is cancel button press, the coin is pushed out and the state transitions to wait for coin. If the event received in the wait state is either Tea button press or coffee button press, the state changes to dispense Tea and Dispense coffee respectively. Once the coffee or tea vending is over, the respective state transitions back to the wait for coin state.

Q(a) Define process. Explain in detail the structure, memory organization and state transitions of the process. [08 marks]

Ans: Process:

A process is a program or part of it, in execution. Process is also known as an instance of a program in execution. A process is sequential in execution.

Structure of a process:

A process mimics a processor in properties and holds a set of registers, process status, a program counter to point to the next executable instructions of the process, a stack for holding the local variable associated with the process.

and the code corresponding to the process.




Fig 1: Structure of a process

A process which inherits all the properties of the CPU can be considered as a virtual processor, awaiting its turn to have its properties switched into physical processor. When the process gets its turn, its registers and the program counter register become mapped to the physical registers of the CPU. From the memory perspective, the memory occupied by the process is segregated into three regions namely, Stack memory, Data memory and code memory.

Process States and state transitions

The state at which a process is being created is referred as 'Created state'. The operating system recognises a process in the created state, but no resources are allocated to the process.

The state where a process is accepted into the memory and awaiting the processor time for execution, is known as Ready state.

At this stage, the process is placed in the ready list queue maintained by the OS. The state where in the source code maintained by the OS. The state where in the source code instructions corresponding to the process is being executed is called running state.

Running state is the state at which the process execution happens. 'Blocked state / wait state' refer to a state where a running process is temporarily suspended from execution and does not have immediate access to resources. The blocked state might be invoked by various conditions like: the process enters a wait state for an event to occur or waiting for getting access to a shared resource.

A state where the process completes its execution is known as 'completed state'.

The transition of a process from one state to another is known as 'state transition'.

Q) b) Explain multi processing, multi tasking, & multi programming.

Ans: In the operating system context multiprocessing describes the ability to execute multiple processes simultaneously. Systems which are capable of performing multiprocessing are known as multiprocessor systems. Multiprocessor systems possess multiple CPUs and can execute multiple processes simultaneously.

Multi programming

The ability of the operating system to have multiple programs in memory, which are ready for execution is referred as multiprogramming.

Multitasking

The ability of an operating system to hold multiple processes in memory and switch the processor (CPU) from executing one process to another process is known as multitasking.

Multitasking creates the illusion of multiple tasks executing in parallel. Multitasking involves the switching of CPU from executing one task to another.

There are 3 types of multitasking

a) Co-operative Multitasking

→ This is the most primitive form of multitasking in which task/process gets a chance to execute only when the currently executing task/process voluntarily relinquishes the CPU.

b) Preemptive Multitasking

Preemptive multitasking ensures that every task/process gets a chance to execute. When and how much time a process gets is dependent on the implementation of the preemptive scheduling.

c) Non-Preemptive Multitasking

In non-preemptive multitasking, the process/task, which is currently given the CPU time, is allowed to execute until it terminates or enters the Blocked/Wait state, waiting for an I/O or system resource.

10)a) Explain the simulator and emulator.

[08 marks]

Ans: Simulator

Simulators simulate the target hardware and the firmware execution can be inspected using simulators. The features of the simulator based debugging are listed below.

- 1) Purely software based
- 2) Does not require a real target system
- 3) Very primitive
- 4) Lacks of real time behaviours

Advantages

- ① No need for original target board
- ② Simulate I/O peripherals
- ③ Simulate abnormal conditions

Dis advantages

- 1) Deviation from real behaviours
- 2) Lack of real timeliness

Emulators

Emulator is a self contained hardware device which emulates the target CPU. The emulator hardware contains necessary emulation logic and it is hooked to the debugging application running on the development PC on one end and connects to the target board through some interface on the other end. In summary, the simulator simulates the target board CPU and the emulator emulates the target board CPU.

→ Emulator will have

- * Emulation Device
- * Emulation Memory
- * Emulator Control Logic
- * Device Adaptors


10) b) Write a note on Message Passing. [08 marks]

Ans: Message Passing is an asynchronous information exchange mechanism used for inter process/thread communication. The major difference between shared memory and message passing technique is that, through shared memory lots of data can be shared whereas only limited amount of info/data is passed through message passing.

Based on message passing operation between the processes, message passing is classified into,

a) Message Queue →

Usually the process which wants to talk to another process posts the message to a FIFO queue called Message Queue, which stores the messages temporarily in a system defined memory object, to pass it to the desired process.



b) Mail box

Mailbox is an alternate form of 'message queues' and it is used for certain Real Time OS for IPC. The task/thread which wants to send a message to other tasks/threads creates a mailbox for posting the messages. The threads which are interested in receiving the messages posted to the mailbox by the mailbox creator thread can subscribe to the mailbox.

c) Signalling

Signalling is a primitive way of communication between process / threads. Signals are used for synchronous notifications where one process or thread fires a signal, indicating

occurrence of a scenario which the other processes/threads is waiting. Signals are not queued and they do not carry data.

→ whenever a specified signal occurs it is handled in a signal handler associated with the signal.