

CBGS SCHEME

USN



18ELN14/24

First/Second Semester B.E. Degree Examination, Dec.2019/Jan.2020 Basic Electronics

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

1. a. Explain the working of PN junction diode under forward and reverse biased conditions. (06 Marks)
- b. Explain the working of Photodiode. (05 Marks)
- c. Explain with neat circuit diagram and waveforms, the working of full wave bridge rectifier. Show that the efficiency of full wave bridge rectifier is 61%. (09 Marks)

OR

2. a. Explain the operation of Half wave rectifier with capacitor filter with neat circuit diagram and waveforms. (06 Marks)
- b. A full wave rectifier uses 2 diodes having internal resistance of $10\ \Omega$ each. The transformer RMS secondary voltage from center to each end is $200V$. Find I_m , I_k , I_{ms} and V_{dc} if the load is $800\ \Omega$. (06 Marks)
- c. Explain how zener diode helps in voltage regulation with neat circuit diagram. Give detail mathematical analysis. (08 Marks)

Module-2

3. a. Explain the construction, working and characteristics of n-channel JFET. (09 Marks)
- b. With a neat circuit diagram, explain the working of CMOS Inverter. (06 Marks)
- c. For a n-channel JFET if $I_{oss} = 9\text{ mA}$ and $V_p = -6V$. Calculate I_D at $V_{gs} = -4V$ and $V_{gs} = 0$ if $I_D = 3\text{ mA}$. (05 Marks)

OR

4. a. Explain the construction, working and characteristics of enhancement type MOSFET. (09 Marks)
- b. Explain the working of Silicon Controlled Rectifier [SCR] using two transistor model. (06 Marks)
- c. For an BMOSFET, determine the value of I_D if $I_{D(on)} = 4\text{ mA}$, $V_{gson} = 6V$, $V_T = 4V$ and $V_E = 8V$. (05 Marks)

Module-3

5. a. What is an OP-AMP? List the characteristics of an ideal OP-AMP. (06 Marks)
- b. Explain the operation of an OP-AMP as inverting amplifier with neat diagram and waveforms. (06 Marks)
- c. Explain how OP-AMP can be used as (i) Integrator (ii) Voltage follower. (08 Marks)

OR

6. a. Explain the different input modes of an OP-AMP. (06 Marks)

Design an adder circuit using OP-AMP to obtain an output voltage, $V_o = -(2V_1 + 3V_2 + 5V_3)$. Assume $R_f = 10\text{ k}\Omega$. (06 Marks)

1 of 2

Scheme & Solution. Prepared by

Dr. Vikas Balika

Head of the Department
Dept. of Electronic & Communication Engg.
KLS V.D.I.T., HALIYAL (U.K.)

18ELN14/24

- c. Explain the following terms with respect to OP-AMP:
 (i) CMRR (ii) Slew rate (iii) Input bias current (iv) Supply Voltage Rejection ratio
 (08 Marks)

Module-4

- 7 a. With a neat circuit diagram, explain how transistor is used as an amplifier. Derive an equation for A_v .
 (08 Marks)
 b. Explain RC phase shift oscillator with circuit diagram and necessary equations.
 (08 Marks)
 c. Explain the voltage series feedback circuit and derive an equation for voltage gain A_v with feedback.
 (04 Marks)

OR

- 8 a. With a neat circuit diagram, explain the working of Wein-bridge oscillator.
 (08 Marks)
 b. Explain the operation of IC555 as an Astable oscillator with neat circuit diagram and necessary equations.
 (08 Marks)
 c. The Transistor in CE configuration is shown in Fig.Q8(c) with $R_C = 1\text{ k}\Omega$ and $\beta_{DC} = 125$. Determine
 (i) V_{CE} at $V_{in} = 0\text{ V}$,
 (ii) $I_{B(\min)}$ to saturate the collector current
 (iii) $R_{U(max)}$ when $V_{in} = 8\text{ V}$
 $V_{CE(sat)}$ can be neglected.




Fig. Q8(c)

(04 Marks)

Module-5

- 9 a. Design Full adder circuit and implement it using basic gates.
 (08 Marks)
 b. Find (i) $(1101\ 0111\ 0110\ 1010)_2 = (?)_6$
 (ii) $(EB986)_8 = (?)_2$
 (iii) $(925.75)_{10} = (?)_8$
 (06 Marks)
 c. Explain the basic elements of communication system with block diagram.
 (06 Marks)

OR

- 10 a. State and prove De-Morgan's theorem.
 (06 Marks)
 b. With a block diagram, explain the working of a 3-bit ripple counter.
 (06 Marks)
 c. What is a flip-flop? Explain the operation of master-slave JK flip-flop.
 (08 Marks)

* * * * *

2 of 2

Subject - Basic Electronics - Dec 2019 / Jan 2020

Subject code: 18ELN14/24

CBCS Scheme

Faculty - Dr. Vikas Balikar

Module 01

1.a




Fig ②

6 Marks

Forward bias

- The diode is said to be in forward bias when P side of the diode is at highest potential & N side of diode is at lowest potential.
- When P is connected to positive side of battery the depletion region reduces & the current through the diode increases slowly as shown below in fig ④

Reverse bias

When P side of diode is connected to N side of battery & N side of diode is connected to P side of battery then diode is said to be in reverse bias.

During reverse bias the depletion region increases & very small or no current flows through the diode as shown in fig ④.





Fig ③

(2)



1.b Working of Photo diode

A photo diode is a semiconductor device that converts light into electric current. It is also called photo detector, photo sensor or light detector.

It is a PN junction operated in reverse bias region as shown in Fig 5(a) (b).




Photo diode in reverse bias Fig 5(a) Symbol Fig 5(b)

In photo diode the reverse saturation current I_A is limited by the availability of thermally generated minority carriers. A light is made to impinge on the junction, the light photons impart energy to the valence electrons causing more e-hole pairs to be released. As a result the concentration of minority carriers increases & so does the current I_A .

The symbol of photo diode is shown in Fig 5(b)

(3)

The IV characteristics for various light values of light intensity (f_L) are drawn in fig. (6)





Fig-6 V-I characteristics

Qc

Full wave rectifier (Bridge)

Fig 7 shows the circuit diagram of a full wave bridge rectifier ckt.



9 marks

Fig 7- Full wave bridge rectifier ckt

Operation

During +ve half cycle of ^{ac ilp} signal, end A becomes +ve with respect to end B. This makes diodes D₁ & D₂ forward biased while Diode D₃ & D₄ are reverse biased. Therefore only diodes D₁ & D₂ conduct. The current flows through diode D₁ load resistance R_L & D₂ to reach end B.

current direction $\textcircled{A} \rightarrow \textcircled{D_1} \rightarrow \textcircled{R_L} \rightarrow \textcircled{D_2} \rightarrow \textcircled{B}$

Diodes on \rightarrow D₁, D₂

Diodes off \rightarrow D₃, D₄

This can be seen in Fig 8




Fig 8 - Working of B.W.R under positive i/p cycle

Ques During -ve half of the i/p cycle, end A becomes -ve w.r.t end B. This makes diode D3 & D4 forward biased while D1 & D2 are reverse biased.

Therefore only diodes D3 & D4 conduct. The current flows from end A through diodes D3 & D4 through RL as shown in Fig 9




Fig 9 - Working of BWR under -ve i/p cycle.




Fig 10 - Waveforms for BWR

Efficiency

$$\eta = \frac{P_{dc}}{P_{ac}} = P_{dc} = I_{dc}^2 \cdot R_c \\ = \left(\frac{2I_m}{\pi} \right)^2 R_L$$

Using ① & ②

$$\eta = \frac{\frac{4}{\pi^2} I_m^2 R_L}{\frac{I_{ac}^2 \cdot R_L}{2}}$$

$$P_{dc} = \frac{4}{\pi^2} I_m^2 R_L \quad - ①$$

$$P_{ac} = I_{rms}^2 R_L \\ = \left(\frac{I_m}{\sqrt{2}} \right)^2 R_L$$


$$P_{ac} = \frac{I_m^2}{2} R_L \quad - ②$$

$$\eta = 0.81$$

$$\boxed{\text{or } \eta = 81\%} //$$

2a Half wave rectifier with Capacitor filter.

Fig 10 shows the ckt of HWR with Capacitive filter




6 marks

Fig 10 HWR with C-filter.

In order to minimize the ripple content in the o/p the capacitor 'C' is used in H.W.R.

- During the positive half cycle of the i/p voltage the diode D1 is forward biased & the capacitor charges to its maximum value V_m .
- The initial charging happens once when D1 is on.
- When i/p starts decreasing & falls below V_m the diode stops conducting because the diode is getting reverse biased.
- Under such scenario the capacitor starts to discharge.
- The discharging of capacitor continues until the capacitor starts to charge which happens only in next the cycle.
- The discharging of capacitor is decided by $R.C$ time constant which is large & hence capacitor discharges very little from V_m .
- The wave forms in Fig 11 depicts the same



$$T_1 + T_2 = \text{Total time.}$$

Fig 11 - Waveforms of HWR with C-filter

The capacitor starts charging at point B where i/p exceeds the capacitor voltage.

From B onwards cap starts charging again & gets charged till V_m . This process continues to give the o/p as seen in Fig 11.

2.b

$$\text{Given } R_f = 10\Omega \quad R_L = 800\Omega \quad V_2 = 200V$$

$$V_m = \sqrt{2} V_2 = \sqrt{2} \cdot 200 = 282.8V$$

6 marks

$$I_{dc} = \frac{2 I_m}{\pi} \Rightarrow \boxed{222.3 \text{ mA} = I_{dc}}$$

$$\therefore I_m = \frac{V_m}{R_f + R_L} = \frac{282.8}{810} \Rightarrow \boxed{I_m = 349 \text{ mA}}$$

$$I_{rms} = \frac{I_m}{\sqrt{2}} = \boxed{246.7 \text{ mA}}$$

$$V_{dc} = I_{dc} (R_f + R_L)$$

$$\boxed{V_{dc} = 180 \text{ V}}$$

or

$$V_{dc} = 2 V_m / \pi = 180 \text{ V} //$$

2.C

Zener diode as voltage regulator

⑦

Zener diode as regulator with R_L

Zener diode accepts unregulated DC supply as input
It provides a constant DC output irrespective of changes in
the load current & line voltage.

8 marks




Fig 12 - Zener diode as regulator with load

- Zener diode operates in reverse breakdown region & has constant voltage V_z across its terminals.
- For zener diode to operate in the breakdown the dc input V_i must be greater than the Zener breakdown voltage V_z
i.e. ~~$V_i = V_z$~~ $V_i > V_z$

Analysis

Since R_L and zener diode are in parallel
Voltage across R_L = voltage across zener diode. i.e

$$V_o = V_z \quad \text{--- (1)}$$

$\therefore V_o$ will be constant because V_z is constant

$\therefore V_o$ remains constant even if there is any fluctuations in V_i
until $V_i > V_z$ condition is maintained

From Fig 12 we get

$$I = I_z + I_L \quad \text{--- (2)}$$

$$I_z = I - I_L \quad \text{--- (3)}$$

$$\text{but } I = \frac{V_i - V_o}{R} \quad \text{--- (4)}$$

using (4) in (3)

$$I_z = \left[\frac{V_i - V_o}{R} \right] - I_L \quad \text{--- (5)}$$

(5) represents current through zener diode

Considering V_i variations b/w $V_{i\min}$ & $V_{i\max}$ ⑧
 I_L varies b/w $I_{L\min}$ & $I_{L\max}$
& I_z b/w $I_{z\min}$ & $I_{z\max}$

\therefore we write $I_{z\min} < I_z < I_{z\max}$ - ⑥

Now $I_{z\max} \rightarrow$ max zener current flows ~~when~~
 $V_i = V_{i\max}$

\therefore w.k.t $I = I_z + I_L$
 \uparrow
Constant = ⁱner + dec^r

- if I_z is maximum, then I_L will be minimum such
that I is constant.

- $I_{z\max}$ flows when $V_i = V_{i\max}$

& if $I_{z\max}$ is maximum ~~then~~ I_L will be ~~is~~ minimum

So from ⑥ \Rightarrow ⑤

$$I_z < I_{z\max}$$

$$\uparrow$$

$$\left[\frac{V_{i\max} - V_0}{R} \right] - I_{L\min} < I_{z\max} - ⑦$$

Similarly for $I_z > I_{z\min}$

$$\left[\frac{V_{i\min} - V_0}{R} \right] - I_{L\max} > I_{z\min} - ⑧$$

Thus zener diode regulates the ~~not~~ current through it
using conditions ⑦ & ⑧

MODULE 02

3.a Construction & Working of n-JFET

(9)

Construction

Figure 13 below shows the construction of N-channel JFET





Fig 13

(a) Basic Structure



(b) Symbol

9 marks

Fig 13(a) shows the basic structure of a N-channel JFET. Wire leads are connected to each end of the N-channel. The drain is at upper end & the source is at lower end.

Two P-type regions are diffused in the n-type material to form a channel & both P-type regions are connected to the gate lead.

The symbol of n-JFET is shown in Fig 13(b).

Operation

To illustrate the operation of a JFET Fig 14 shows dc voltages applied to N-channel JFET.




Fig 14

V_{DS} provides Drain to Source Voltage & supplies current from drain to source

(10)

V_{GS} sets the reverse bias between gate & source.

By default all JFET are depletion type.

When $V_{GS} = \text{negative}$ the P-N junction formed inside the JFET will be reverse biased & as a result the reverse biased P-N junction increases the depletion width.

Due to this the channel narrows down & the current flow is affected.

- V_{GS} - helps in adjusting the width of the channel.

- Once V_{GS} is fixed, then V_{DS} is applied.

V_{DS} determines how much current (drain current) flows between drain & source.

In n-channel JFET V_{GS} is negative & V_{DS} is positive

Characteristics

Drain characteristics




Fig 15 Drain Char f
N-JFET

Ohmic region - Drain current increases linearly

Pinch off voltage (V_p) - Point at which JFET enters saturation & I_D doesn't depend on V_{DS}

Saturation region - I_D remains constant

Breakdown region - I_D increases rapidly due to breakdown of gate to source junction due to avalanche breakdown

3.b

Working of CMOS inverter

(11)

Figure 16 shows the structure of CMOS inverter.

It consists of one P-channel MOSFET & one N-channel MOSFET.

P-channel MOSFET is connected towards V_{DD} & N-channel MOSFET is connected towards ground.




Fig 16(a) CMOS inverter.




Fig 16(b) Equivalent ckt
for $V_{in} = 5V$ (logic 1)

Case(1)

When $V_{in} = 5V$ or logic 1 state

When V_{in} is true the P-channel MOSFET does not create the channel & hence PMOS does not conduct the current, which means PMOS is in its off state for $V_{in} = 5V$

∴ when $V_{in} = 5V$

But for $V_{in} = 5V$, the n-channel MOSFET conducts the current by creating the channel, which means NMOS is in its ON state for $V_{in} = 5V$.

∴ For $V_{in} \Rightarrow$ logic 1 (5V) PMOS OFF NMOS ON } $V_{out} = (0V)$ logic 0

∴ Considering the equivalent ckt from Fig 16(b)
we can calculate o/p voltage as $V_{out} = \frac{R_1 \cdot V_{out}}{R_1 + R_2} = 0V$

∴ $V_{out} = 0V //$

Case (2)

(12)

When $V_{in} = 0V$ or logic 0 state

When i/p is 0V or logic 0 or -ve value then the P-channel MOSFET conducts by creating the channel E as a result PMOS will be in its ON state.

On the other hand for the i/p $V_{in}=0$ the N-channel MOSFET (NMOS) does not conduct because there will be no channel. Hence for $V_{in}=0$ the NMOS will be in its OFF state

\therefore For i/p \Rightarrow logic 0 (0V) PMOS ON $\gamma V_o = (5V)$ logic 1 NMOS OFF

From the equivalent circuit we can find the o/p as

$$V_o = \frac{R_2}{R_1 + R_2} \cdot V_{DD} \Rightarrow 5V//$$

3.c

Given $I_{DSS} = 9mA$ $V_p = -6V$ $V_{gs} = -4V$ $I_D = 3mA$

a) $I_D = I_{DSS} \left(1 - \frac{V_{gs}}{V_p}\right)^2$ 5 marks
 $= 9m \left[1 - \frac{(-4)}{(-6)}\right]^2 = I_D = 1mA //$


b) $V_{gs} = V_p \left[1 - \sqrt{\frac{I_D}{I_{DSS}}}\right] \Rightarrow -6m \left[1 - \sqrt{\frac{3}{9}}\right] \Rightarrow \boxed{V_{gs} = -2.53mV}$

4.a Enhancement MOSFET - Considering N-channel E-MOSFET

Construction

9 marks

The basic structure of N-channel enhancement type MOSFET can be seen in fig. 17.



channel will be created here

Fig 17 - MOSFET STR

The N-channel mosfet has 3 terminals Source, Gate, Drain. Two n⁺ diffusions are made at same & Drain Side..

A -p-type substrate is the basic structure upon which n-type regions are diffused to obtain same & Drain. An oxide layer is placed exactly at the centre b/w same & Drain. Metallic layer is placed above the oxide layer. The gate contact is taken from the middle of the metallic layer. The gate is electrically insulated from both n-type & p-type ~~regions~~ substrates.

Regardless of the polarity of applied voltage, no e⁻ can flow from same to drain because the n-type same, p-type substrate & n-type drain ~~to~~ behave as two P-N junctions connected back-to-back & one of them is always reverse biased.


Operation

Fig 18(a) operation




Fig 18(b) ckt level oprn

(i) with no gate voltage

With no gate voltage there is no gate current conduction from drain to source as no channel is formed.

(ii) Creating a channel

With $V_{GS} = +ve.$ & $V_{DS} = 0$

When V_{GS} of +ve voltage is applied the +ve charges from V_{GS} attracts the -ve charges & these -ve charges are accumulated beneath the oxide layer forming a layer known as channel.

Here a V_{GS} of V_{th} is

The process of creation of channel continues until ample e^- are made to sit beneath the oxide so that such that it assists in the flow of current.

The ~~point~~ at voltage at which ample & current of e^- are attracted to form a proper channel is known as threshold voltage. Once channel is formed

V_{GS} is fixed & will not be increased

Fig. 18(a) depicts the same.


with V_{GS} = fixed value V_{DS} = some other voltage (15)

under this condition the electrons from the source the V_{DS} battery are pushed into source & they move from Source to Drain through the channel.

Under this scenario we say that the mosfet has started to conduct the current.

Characteristic

I_D vs V_{GS} (Transfer Characteristics)



I_D vs V_{DS}
Drain characteristic




Fig 19(a) & 19(b) depicts the transfer & drain characteristics of n-mos. From the graphs we can see various modes of operation.

The point at which the current remains constant is known as pinchoff point. In the region after pinchoff voltage is saturation region.

4.b

Working of Silicon Controlled Rectifier

(16)

SCR is a switching device widely used in power control applications. The basic operation of SCR can be best explained by splitting the 4-layer PNPN structure into two-three layer structure as shown in Fig 20.




Fig 20(a) (cross sectional view)




Fig 20(b) Equivalent ckt

Thus the equivalent ckt of SCR is composed of pnp transistor & npn transistor as seen in Fig 20.


Switching action (operation)

Let a positive voltage V be applied to the anode (E_1) & let the cathode (E_2) & gate (G) be both grounded as shown in fig 20.

As $V_G = V_{BE2} = 0$ the transistor T_2 is in off state. It means that the $C-B$ jⁿ of T_2 through $E-B$ jⁿ of T_1 is RIB . Therefore $I_{B1} = 0$ very low or no base current hence the anode current $I_A = I_{B1} = 0$. Thus making SCR to off.

Now let $V_G > 0$ be applied at gate. As $V_{BE2} = V_G$ when V_G is sufficiently large I_{B2} will cause T_2 to turn on & I_{C2} becomes large. As $I_{B1} = I_{C2}$, T_1 turns on carrying I_{C1} to few. This in turn increases I_{B2} causing a regenerative action. As a result SCR turns on.

The collector current of T_1 is base current of T_2 . No action being very cumulative since an increase of current in one transistor causes incⁿ of current in another. As a result both transistors are in saturation & heavy currents flow.



4.e

$$K = \frac{I_{Dm}}{(V_{GS} - V_T)^2} = \frac{4 \times 10^{-3}}{(6-4)^2} = 1 \text{ mA/V}^2$$

5 marks


$$I_D = K(V_{GS} - V_T)^2 = 1 \text{ mA/V}^2 (8-4)^2 \Rightarrow 16 \text{ mA} //$$

MODULE 35.a

Opamp is a direct coupled multistage voltage amplifier with extremely high gain.

6 marksCharacteristics

- 1) Infinite voltage gain $A = \infty$
- 2) Infinite input impedance $Z_{in} = \infty$ or $R_{in} = \infty$
- 3) ~~Def~~ Zero output impedance $Z_{out} = 0$
- 4) Zero offset voltage
- 5) Infinite B/W
- 6) Infinite slew rate
- 7) Infinite bandwidth

5.b

$$I_1 = \frac{V_{in} - V_A}{R_1} \quad - \textcircled{1}$$

$$I_f = \frac{V_A - V_o}{R_f} \quad - \textcircled{2}$$

6 marks

From the concept of virtual ground

$$V_A = V_B \quad \therefore V_A = 0$$

Also no current can enter opamp

due to high R_{in} $\therefore I_1 = I_f$


$$\therefore \frac{V_{in} - V_A}{R_1} = \frac{V_A - V_o}{R_f} \Rightarrow V_o = -V_{in} \left(\frac{R_f}{R_1} \right) //$$

5.C

Opamp integrator

(18)

8 marks



From the concept of virtual ground

$$V_A = V_B = 0.$$

Also due to high i/p resistance

No current can enter opamp.

Fig 23(a) Opamp integrator.

$$\therefore I_1 = I_f \Rightarrow I_1 = \frac{V_{in} - V_A}{R_1} \quad \textcircled{1} \quad I_f = C_f \frac{d(V_A - V_o)}{dt} \quad \textcircled{2}$$

$$\frac{V_{in} - V_A}{R_1} = C_f \frac{d(V_A - V_o)}{dt} \quad \Rightarrow \quad \text{Substitute } V_A = 0$$

$$\frac{V_{in}}{R_1} = -C_f \frac{dV_o}{dt}$$

Integrating on both sides

$$\int_0^t \frac{V_{in}}{R_1} dt = -C_f V_o \Rightarrow \boxed{V_o = -\frac{1}{R_1 C_f} \int_0^t V_{in} dt}, //$$

Opamp voltage follower




fig 23(b) voltage follower

Since B is at V_{in} $\therefore V_A = V_{in}$

& since V_A is directly connected to o/p

we have

$$V_o = V_A = V_{in}$$

$$\therefore \boxed{V_o = V_{in}}, //$$

6-a

Different input modes of opamp

(19)

There are two modes in which opamp can operate

- 1) Common mode
- 2) Differential mode

6 marks

Common mode -

- Two voltages are applied which are equal in all aspects
i.e $V_1 = V_2$.

- Under such scenario the gain is known as common mode gain given by $A_C = \frac{V_o}{V_c}$

$$\boxed{V_c = \frac{V_1 + V_2}{2}} \quad \rightarrow \textcircled{1}$$

- When we apply common signal, then ideally the o/p voltage must be zero, but the o/p voltage of the practical opamp also depend on avg common level of i/p which is denoted by $\textcircled{1}$

The gain is A_C .

Differential mode

- For any two different i/p the o/p of opamp is given as $\boxed{V_o = A_d (V_1 - V_2)} \quad \rightarrow \textcircled{2}$

A_d - differential gain \Rightarrow

The opamp amplifies the difference b/w 2 i/p signals

\Rightarrow The voltage $V_1 - V_2 \rightarrow$ difference voltage V_d

$$\boxed{V_o = A_d V_d} \quad \text{or} \quad A_d = \frac{V_o}{V_d}$$

| For ideal opamp A_d must be ∞ while A_C must be 0 |

6.b Given $V_o = -[2V_1 + 3V_2 + 5V_3]$ $R_f = 10k\Omega$

W.K.T $V_o = \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right]$ 6 marks


Comparing the given eqn with standard eqn we get

$$\frac{R_f}{R_1} = 2 \quad \frac{R_f}{R_2} = 3 \quad \frac{R_f}{R_3} = 5$$

$$\therefore \frac{10k}{R_1} = 2 \Rightarrow R_1 = 5k\Omega \quad \frac{10k}{R_2} = 3 \Rightarrow R_2 = 3.33k\Omega$$

$$\frac{10k}{R_3} = 5 \Rightarrow R_3 = 2k\Omega //$$

Designed circuit \Rightarrow



6.c CMRR - Ratio of differential voltage gain (A_d) to common mode voltage gain (A_c) $CMRR = \frac{A_d}{A_c}$ 8 marks

- CMRR - expressed in dB
- ideally $CMRR = \infty$ practically very high.
- Higher the CMRR, better is the ability of opamp to reject the common mode signal


Slew rate - Defined as max rate of change of o/p voltage with time $S = \frac{dV_o}{dt}_{\text{max}} \text{ V/msec}$

- Due to slew rate, for a particular o/p freq, o/p gets distorted.

I/P bias current

avg value of - 1000 currents flowing into opamp

$$I_b = \frac{I_{b1} + I_{b2}}{2}$$



Supply voltage rejection ratio SVRR or PSRR

SVRR is defined as ratio of the change in i/p offset voltage due to the change in supply voltage producing it, keeping other power supply constant.

$$\text{PSRR} = \left| \frac{\Delta V_{ios}}{\Delta V_{cc}} \right| \text{ Constant } V_{EE} //$$

Module 04


Q. a

BJT amplifies current because the collector current is equal to the base current multiplied by the current gain β . The base current in a transistor is very small compared to the collector & emitter current. Because of this the collector current is approximately equal to emitter current.

Fig. 30 shows the basic transistor amplifier circuit with ac source voltage V_s is superimposed on the dc bias voltage V_{BB} by capacitive coupling. The dc bias voltage V_{BB} is connected to base through base resistor R_B & dc bias voltage V_{CC} is connected to collector through collector resistor R_C .

The B-E junction has very low resistance to ac signal. This internal resistance is denoted by r_e & appears in series with R_B . The ac base voltage is

$$V_b = I_e r_e - \textcircled{1}$$



8 marks

Fig. 30 - BJT as amplifier.

Since $I_c \approx I_e$

$$V_c = I_e R_C - \textcircled{2}$$

$$V_b = V_s - I_b R_B - \textcircled{3}$$

$$A_v = \frac{V_c}{V_b} \Rightarrow \frac{I_e R_C}{I_e r_e} \therefore A_v = \frac{R_C}{r_e} //$$

7.b RC phase shift oscillator.

(22)

The phase shift is achieved by RC network. Because of the loading effect, three RC stages are needed as shown in Fig. 29.(a)

8 marks




Fig 29(a) RC phase shifting netw.

$$\bar{\beta} = \frac{V_1(j\omega)}{V_0(j\omega)}$$

By equating the j part of it in the denominator, we find the frequency at which β is -ve (180° phase shift)

The results we get are,

$$\text{freq of oscillation } \omega_0 = \frac{1}{R_C\sqrt{6}} \quad \text{--- (1)}$$

$$\text{& } \beta(\omega_0) = -\frac{1}{29}; 180^\circ \text{ phase shift} \quad \text{--- (2)}$$

For oscillations to occur

$$|\bar{\beta}| > \frac{1}{29}$$

$$\text{freq of oscillation } \omega_0 = \frac{1}{R_C\sqrt{6}}$$




Fig 29(b)

Phase shift oscillator
using Opamps $R_f > 29R$

$$A = -\frac{R_f}{R}$$

$$A\bar{\beta} = -\frac{1}{29} \left(-\frac{R_f}{R} \right)$$

$$= \frac{R_f}{29R} > 1 \text{ by about } 5\%.$$

7:c

(23)


4 marks

Fig 31 - Voltage series f/b amplifier

Let V_i - i/p that enters voltage amplifier V_o - o/p of voltage amplifierAfter feedback the i/p voltage V_i becomes

$$V_p = V_{in} - \beta V_o \quad \text{--- ①}$$

$$\text{W.K.T } V_o = A V_i \quad \text{--- ②}$$

Substitute ① in ②

$$V_o = A(V_{in} - \beta V_o) \Rightarrow V_o = A V_{in} - A \beta V_o$$

$$V_o + A \beta V_o = A V_{in}$$


$$V_o(1 + A\beta) = A V_{in} \Rightarrow \boxed{\frac{V_o}{V_{in}} = \frac{A}{1 + A\beta}} \quad \text{--- ③}$$

③ represents voltage gain for voltage-series f/b ampl.

Ques

8.a

(24)



8 marks

Fig. 31 Wein bridge Oscillator

- Fig 31 depicts the Wein bridge oscillator.
- The forward path uses an opamp used in non-invert mode. Thus it does not introduce any phase shift
- The f/b nw uses a bridge ~~netw~~ called Wein bridge.
- The two arms of the bridge namely $R_1 C_1$ in series & $R_2 C_2$ in parallel are called freq sensitive arms.
- This is because the components of these two arms decide the freq of oscillator. Such a f/b nw is called lead lag nw.
- This is because at very low frequencies it acts like a lead while at very high freq it acts as lag network
- The o/p is term a & c
- i/p is term b & d

gain of amplifier is decided by $R_3 \& R_4$

$$A = 1 + \frac{R_3}{R_4}$$

$$\omega = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}$$

$$f_0 = \frac{1}{2\pi\sqrt{R_1 R_2 C_1 C_2}} \text{ Hz.}$$

$$f_0 = \frac{1}{2\pi R C} \text{ Hz.}$$

The components are selected such that


$$R_1 = R_2 = R \quad \& \quad C_1 = C_2 = C$$

- with $R_1 = R_2 = R$ & $C_1 = C_2 = C$ the Z/f/b network gain $B = \frac{1}{3}$ & to satisfy Barkhausen Criteria $AB > 1$ $A \geq 3$ for the amplifier

8.b

555 timer as astable multivibrator

(25)



8 marks

Fig 31(a) astable multivibrator

- Here trigger & threshold are tied together.
- Initially we assume capacitor $C = 0$. (no charge)
 - When $C=0$, for Comparator C2
 - ve terminal at 0V
 - +ve terminal at $\frac{1}{3}V_{cc}$
 - Hence $V_{02} = +V_{cc} = \text{logic 1. } \therefore R=1$
 - This makes old SR flip flop $\Phi=0$ or $\bar{\Phi}=1$
- Once $\Phi=0$, the BJT is off. So it behaves as open switch.
- Because the capacitor is initially empty, now it starts to charge through RA & RB from V_{cc} .
- The capacitor charges till $\frac{2}{3}V_{cc}$, i.e. as soon as the capacitor charge goes above $\frac{2}{3}V_{cc}$, the Comparator 1 will do the comparison.

Now for Comparator C1, +ve terminal at more than $\frac{2}{3}V_{cc}$
 -ve terminal at $\frac{2}{3}V_{cc}$

- +ve terminal at highest potential.
 -ve " lowest potential

- o/p of Comparator C1 = $+V_{cc}$ or logic 1.

- $S = 1$, This makes o/p of S-R flip flop $Q = 1 \bar{Q} = 0$.

- ~~The moment~~ $Q = 1$ the BJT is ON. E_i acts as short circuit.

- As a result of this the capacitor discharges E_i its value starts to decrease.

- As soon as the capacitor charge reaches just below $\frac{1}{3}V_{cc}$ the Comparator 2 will again show the result as '1' because +ve terminal of Comparator 2 is at $\frac{1}{3}V_{cc}$ &

-ve " " " at less than $\frac{1}{3}V_{cc}$


& this process continues & as a result of which for every charging & discharging action the o/p will be either '1' or '0'. Hence a square waveform is generated.

1st Charging 0 to $\frac{2}{3}V_{cc}$

1st Discharging $\frac{2}{3}V_{cc}$ to $\frac{1}{3}V_{cc}$

2nd Charging $\frac{1}{3}V_{cc}$ to $\frac{2}{3}V_{cc}$

2nd Discharging $\frac{2}{3}V_{cc}$ to $\frac{1}{3}V_{cc}$



For astable multivibrator, the capacitor voltage can be said to consist of charging time constant (t_c) & discharging time constant (t_d)

$$t_c = 0.69(R_A + R_B)C$$

$$t_d = 0.69 R_B C$$

$$T = t_c + t_d \Rightarrow 0.69(R_A + 2R_B)C$$

Free running frequency or frequency of oscillation is

$$f_0 = \frac{1}{T} = \frac{1.45}{(R_A + R_B)} \frac{1.45}{(R_A + 2R_B)C}$$


$$\% \text{ duty cycle} = \frac{t_c}{T} \times 100$$

$$\% \text{ duty cycle} = \frac{0.69(R_A + R_B)C}{0.69(R_A + 2R_B)C} \Rightarrow \frac{R_A + R_B}{R_A + 2R_B} \times 100 \rightarrow ①$$

To generate a square wave, the duty cycle must be 50%, which is made possible by making $R_A = 0$ in

$$\text{Eqn } ① \quad \therefore \% \text{ duty cycle} = \frac{0 + R_B}{0 + 2R_B} \times 100 = 50\% //$$

~~8. C~~



4 marks

a) V_{CE} at $V_{in}=0$ the transistor is in cutoff :

$$V_{CE} = V_{cc} = 10 \text{ V} //$$

b) $I_{B(\min)} = \frac{I_{C(\text{sat})}}{\beta_{DC}}$

but $I_{C(\text{sat})} = \frac{V_{cc}}{R_C} = \frac{10 \text{ V}}{1 \text{ k}} = 10 \text{ mA}$

$$\therefore I_{B(\min)} = \frac{10 \text{ m}}{125} \Rightarrow I_{B(\min)} = 80 \mu \text{A} //$$

c) $R_{B(\max)} = \frac{V_{RB}}{I_{B(\min)}}$

but $V_{RB} = V_{in} - V_{BE} = 8 - 0.7 = 7.3 \text{ V}$

$$\therefore R_{B \max} = \frac{7.3}{80 \mu} = 91.25 \text{ k}\Omega //$$

//


MODULE 05

(28)

Q.a

full adder using basic gates

- Here 3 bits can be added at a time. The 3rd bit is a carry from previous lower significant bit.
- Thus full adder is a combinational circuit that performs arithmetic sum of 3 bits.
- Let 3 bits be A, B & Cin for two output sum, carry
- The third bit Cin represents the carry from the previous lower significant bit.



8 marks

Truth table

A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = \overline{A}\overline{B}\text{Cin} + \overline{A}B\overline{\text{Cin}} + A\overline{B}\overline{\text{Cin}} + AB\text{Cin}$$

$$\text{Sum} = \overline{\text{Cin}}[\overline{A}B + A\overline{B}] + \text{Cin}[\overline{A}\overline{B} + AB]$$

$$= \overline{\text{Cin}}(A \oplus B) + \text{Cin}(\overline{A} \oplus \overline{B})$$

$$\Rightarrow \text{Cin} \quad \text{Let } x = \overline{A} \oplus B \\ y = \overline{A} \oplus \overline{B}$$

$$\therefore \text{Sum} = \overline{\text{Cin}}x + \text{Cin}\overline{x}$$

$$\text{Sum} = \overline{\text{Cin}} \oplus x$$

$$\boxed{\text{Sum} \Rightarrow \text{Cin} \oplus A \oplus B}$$

$$\begin{aligned} \text{Carry} &= \overline{AB}\text{Cin} + A\overline{B}\text{Cin} + \\ &\quad A\overline{B}\overline{\text{Cin}} + AB\text{Cin} \quad \cancel{+ AB\overline{\text{Cin}}} \\ &\quad (\cancel{\text{Cin} \oplus AB\text{Cin} \oplus A\overline{B}\text{Cin}}) \uparrow \\ &\quad \text{use identity } A + A = A \end{aligned}$$


$$\text{Carry} = \overline{AB}\text{Cin} + A\overline{B}\text{Cin} + A\overline{B}\overline{\text{Cin}} + AB\text{Cin} + AB\overline{\text{Cin}}$$

$$\begin{aligned} &\quad B\text{Cin}(A + \overline{A}) + A\overline{B}\text{Cin} + A\overline{B}\overline{\text{Cin}} + A\overline{B}\text{Cin} + AB\text{Cin} \\ &\quad * \quad * \quad * \quad * \end{aligned}$$

$$B\text{Cin} + AC\text{in}(\overline{B} + B) + AB(\overline{\text{Cin}} + \text{Cin}) \Rightarrow \boxed{\text{Carry} = BC\text{in} + AC\text{in} + AB} //$$

Fy 24

A B Cin



Q.b (i) $(1101\ 0111\ 0110\ 1010)_2 = (D76A)_{16}$

(29)

(ii) $(EB986)_{16} = (1110\ 1011\ 1001\ 1000\ 0110)_2$

(iii) $(925.75)_{10} = (1635.6)_8 //$

6 marks

$$\begin{array}{r} 925 \\ \times 8 \\ \hline 115 - 5 \\ 14 - 3 \\ \hline 1 - 6 \end{array} \quad 0.75 \times 8 = 6$$

9.c Communication System

Communication is the process of transferring information from one point to the other.

6 marks

The block diagram is as shown in Fig 25




Fig 25 Communication system

Source - The aim of a communication system is to convey a message & this message originates from a source.

Modulator & transmitter:- It processes the message from source & makes it suitable for transmission over the channel.

The transmitter consists of encoders, decoders, transducers & amplifiers etc.

A signal in its original form is called baseband signal & transfer of these signals directly over the channel is called as broadband communication.

However baseband signals cannot travel longer distance & they get attenuated as well. Hence modulator is used

Q.C Continued --

(20)

Channel - It is the physical medium that connects transmitter & receiver. Communication channels can be pair of conductors, optical fibre or just free space (Wireless Communication).

Noise - Noise is any unwanted random signal that gets added to the message during communication.

Demodulator & Receiver - It performs the reverse process of modulation & transmission. The receiver processes the signal & gets back the actual msg. that was transmitted. Demodulator extracts the msg from the carrier wave.

10.a

De-morgan's theorem

Theorem 1 - The complement of the product of two variables is equal to the sum of the complements of each variable.

$$\overline{AB} = \overline{A} + \overline{B}$$

Theorem 1

6 marks

A	B	\overline{A}	\overline{B}	AB	\overline{AB}	$\overline{A} + \overline{B}$	A
0	0	1	1	0	1	1	1
0	1	1	0	0	1	1	1
1	0	0	1	0	1	1	1
1	1	0	0	1	0	0	0

$$\uparrow = \uparrow$$

Theorem 2 - The complement of the sum of two variables is equal to the product of the complements of each variable.

$$\overline{A+B} = \overline{A}\overline{B}$$

A	B	\overline{A}	\overline{B}	\overline{AB}	$\overline{A+B}$	$\overline{A}\overline{B}$
0	0	1	1	1	0	1
0	1	1	0	0	1	0
1	0	0	1	0	1	0
1	1	0	0	0	1	0

$$\uparrow = \uparrow$$

Hence Proved //

10.6


3 bit ripple counter

(31)

A Counter is a sequential ckt that counts the no. of i/p pulses.

Fig 26(a) 3-bit Counter

6 marks



The flip-flops are -ve edge triggered. All the T inputs are kept High (1) for toggling state. The clk is given to the first T ff & other two receive the clock pulses from the o/p of preceding flip flops. The clock pulses ripples from through the ff & hence the name.

The Counter is initially reset to $Q_0 Q_1 Q_2 = 000$. When the first clock pulse is applied the values in each flip flop will be $Q_0 Q_1 Q_2 = 100$. The state of Counter after 2nd clk will be $Q_0 Q_1 Q_2 = 010$. This process continues. At the 8th clock clock pulse the Counter resets to 000. Thus Counter counts from 000 to 111. Hence its also known as mod-8 counter.

clk	Q_2	Q_1	Q_0	i/p
Initial	0	0	0	0
↓	0	0	1	1
↓	0	1	0	2
↓	0	1	1	3
↓	1	0	0	4
↓	1	0	1	5
↓	1	1	0	6
↓	1	1	1	7
↓	0	0	0	8

Fig 26(b) timing waveform for 3 bit Counter

11

10°C Flip Flop is a bistable memory element which has two states 0 or 1. (33) 8 marks





Fig 22 J-K flip flop

Truth table

J	K	Q	\bar{Q}
0	0	No change	
0	1	0	1
1	0	1	0
1	1	toggle.	

Case(i) Let $J=0$ $K=1$ $Q=0$ $\bar{Q}=1$

$$\begin{array}{l} \textcircled{1} \Rightarrow \bar{Q}=1 \quad S=0 \quad \textcircled{3} S=0 \quad m=1 \quad \textcircled{5} m=1 \quad Q=0 \\ \qquad \qquad \qquad J=0 \qquad \qquad \qquad \text{clk}=1 \qquad \qquad \qquad \bar{Q}=1 \end{array}$$

$$\begin{array}{l} \textcircled{2} \Rightarrow \textcircled{1} K=1 \quad R=0 \quad \textcircled{4} \text{clk}=1 \quad n=1 \quad \textcircled{6} Q=0 \quad \bar{Q}=1 \\ \qquad \qquad \qquad \textcircled{1} Q=0 \qquad \qquad \qquad R=0 \qquad \qquad \qquad n=1 \end{array}$$

\therefore For $J=0$ $K=1$ $Q=0$ $\bar{Q}=1$

Case(ii) let $J=0$ $K=0$ $Q=0$ $\bar{Q}=1$

$$\begin{array}{l} \textcircled{1} \Rightarrow \bar{Q}=1 \quad S=0 \quad \textcircled{3} S=0 \quad m=1 \quad \textcircled{5} m=1 \quad Q=0 \\ \qquad \qquad \qquad J=0 \qquad \qquad \qquad \text{clk}=1 \qquad \qquad \qquad \bar{Q}=1 \end{array}$$

$$\begin{array}{l} \textcircled{2} \Rightarrow K=0 \quad R=0 \quad \textcircled{4} \text{clk}=1 \quad n=1 \quad \textcircled{6} Q=0 \quad \bar{Q}=1 \\ \qquad \qquad \qquad Q=0 \qquad \qquad \qquad R=0 \qquad \qquad \qquad n=1 \end{array}$$

\therefore For $J=0$ $K=0$ flip flop still remains in its original state

Case(iii) for $J=1$ $K=1$ $Q=0$ $\bar{Q}=1$

Case(iv) for $J=1$ $K=0$ $Q=1$ $\bar{Q}=0$

$$\begin{array}{l} \textcircled{1} \bar{Q}=1 \quad S=1 \quad \textcircled{3} S=1 \quad m=0 \quad \textcircled{5} m=0 \quad Q=1 \\ \qquad \qquad \qquad J=1 \qquad \qquad \qquad \text{clk}=1 \qquad \qquad \qquad \bar{Q}=1 \end{array}$$

$$\begin{array}{l} \textcircled{2} K=1 \quad R=0 \quad \textcircled{4} \text{clk}=1 \quad n=1 \quad \textcircled{6} Q=1 \quad \bar{Q}=1 \\ \qquad \qquad \qquad Q=0 \qquad \qquad \qquad R=0 \qquad \qquad \qquad n=1 \end{array}$$

Under this state flop will be ~~in~~ toggling state

D.C Continued...

(24)

Master slave flip flop




Fig 28(a)




Fig 28(b)

Master Slave - J-K flip flop

The main reason for going into master slave J-K flip flop is to avoid toggle state.

Master flip flop works on clock slave works on -ve clk.

When master is on slave is off & vice versa. //