

USN

--	--	--	--	--	--

18EC33

**CBCS SCHEME**  
**Third Semester B.E. Degree Examination, Aug./Sept.2020**  
**Electronic Devices**

Time: 3 hrs.

Max. Marks: 100

*Note: Answer any FIVE full questions, choosing ONE full question from each module.***Module-1**

1. a. Explain different types of bonding in solids with the help of neat diagram. (10 Marks)  
     b. With a neat diagram explain direct and indirect semiconductor. (10 Marks)

**OR**

2. a. Explain Electron-Hole pair concept with the help of neat diagram and equations. (10 Marks)  
     b. What is Hall-effect? With suitable diagram and equation explain how does Hall-effect works? (10 Marks)

**Module-2**

3. a. What is tunneling? Explain voltage current characteristics of a tunnel diode with the help of energy band diagram. (10 Marks)  
     b. Mention the differences between Zener effect and Avalanche effect. (03 Marks)  
     c. Explain Light emitting diode with a neat sketch. (07 Marks)

**OR**

4. a. Explain qualitative description of carrier flow at forward and reverse bias junction of a diode. (10 Marks)  
     b. How does photodiode work as a photo voltaic cell explain with the help of diagram? (10 Marks)

**Module-3**

5. a. Explain how BJT acts as a amplifier with the help of equation. (10 Marks)  
     b. Draw the Ebers - Moll model for a PNP transistor and explain its significance. (10 Marks)

**OR**

6. a. Explain how BJT acts as a switch with necessary equations and diagram. (10 Marks)  
     b. Explain specification for switching transistor BJT with suitable diagram. (04 Marks)  
     c. Explain the effect of base narrowing with neat diagram. (06 Marks)

**Module-4**

7. a. Explain the construction and operation of n-JFET with neat diagram and equations. (06 Marks)  
     b. Explain small signal equivalent circuit of JFET with neat diagram. (06 Marks)  
     c. Explain the principle of operation n-channel enhancement mode MOSFET with neat diagram and equations. (08 Marks)

**OR**

8. a. Explain two-terminal MOS structure using energy band diagram. (10 Marks)  
     b. Explain the principle of operation of p-channel enhancement mode MOSFET with neat diagram and equations. (10 Marks)

1 of 2

Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.  
 2. Any revealing of identification, appeal to evaluation and/or equations written e.g.,  $d = \frac{1}{2} \pi r^2$  = 30, will be treated as malpractice.

18EC33

Module-5

- 9 a. Explain thermal oxidation process with neat diagram. (10 Marks)  
b. What is metallization process explain with neat diagram by showing all the steps in the fabrication of p-n junctions. (10 Marks)
- OR  
10 a. Explain integration of other circuit elements with suitable diagrams.  
b. Explain CMOS process of integration with the help of neat diagram. (10 Marks) (10 Marks)

\*\*\*\*\*

2 of 2

Subject : Electronic Devices  
Sub. Code : 18EC33  
Prepared by : Dr. Arun Kakhandekar

MJ 21.03.2022  
Head of the Department  
Dept. of Electronic & Communication Engg  
K.E.S.V.D.I.T, HALAVAL (U.K.)

//

→

- a) Explain different types of bonding in solids with help of neat diagrams

- atoms

⇒ Types of bonding in solids are:- — (2n)

\* Ionic bonding

\* Metallic bonding

\* Covalent bonding

→ Ionic bonding:-

\* It is a type of chemical bonding formed by electrostatic interaction between oppositely charged species / ions

\* The interaction between cation and anion of the neighbouring atom of a solid helps in holding the crystal together.

\* For ex :- nacl, each 'na' atom is surrounded by six nearest 'cl' atoms

\* The Electronic structure of sodium is

$$na = (Z=11) = 1s^2 2s^2 2p^6 3s^1 \text{ i.e } [ne]3s^1$$

$$cl = (Z=17) = 1s^2 2s^2 2p^6 3s^2 3p^5 \text{ i.e } [ne]3s^2 3p^5$$

\* In the lattice each na atom gives its outermost 3s electron to the chlorine atom to obtain inert gas configuration of Argon i.e  $[ne]3s^2 3p^6$ , Hence outermost shell is completely filled

\* As na atom gives out one electron to obtain a net positive charge whereas the  $cl^-$  accept the  $e^-$  and obtain net negative charge


\* As the ions have the closed shell configuration of inert atoms ne and Ar, so no free  $e^-$  hence there is no current flow & nacl is good insulator, na<sup>+</sup> ions attracts 6 neighbours cl<sup>-</sup> ions to attain equilibrium

⇒ Metallic bonding:-

- \* It is a type of chemical bonding formed by electrostatic forces between conduction  $e^-$  and a positively charged metal ions
- \* In metal atoms the outermost shell is partially filled, so donate electrons to the lattice it attains complete configuration, Hence these donated / free  $e^-$  helps in conduction
- \* In the metals outer  $e^-$  of each alkali metal is contributed to the crystal, which is made up of ions with closed shell is immersed in a sea of free  $e^-$

⇒ Covalent bonding:-

- \* It is a type of chemical bonding which formed by sharing a valence electron and these type usually seen in C, Ge, Si
- \* Here each  $e^-$  pair constitutes a covalent bond
- \* As the covalent bonds are weak bonds, at lower temperature it possesses the properties of insulators
- \* When the temperature increases the covalent bond breaks and free electrons are produced which helps in conduction.





— (10m)

- b) With a neat diagram explain direct and indirect semiconductors
- \* The wave function of  $\vec{e}$  is assumed to be in the form of a plane wave moving in the  $\vec{n}$  direction with propagation constant  $k$  also called a wave vector
  - \* The space dependent wave function for the  $\vec{e}$  is  $\Psi_{\vec{k}}(x) = U(k_x, x) e^{ik_x x}$   
where the function  $U(k_x, x)$  modulates the wave function due to the periodicity of the lattice
  - \* The band structure of GaAs has a minimum in the conduction band and a maximum in the valence band for some value of  $k$
  - \* Si has its valence band maximum at a different value of  $k$ , then its conduction band is minimum, thus on  $e^-$  making a smallest energy transition from the conduction band to the valence band in GaAs can do so without a change in  $k$  value
  - \* The transition from the minimum point in the Si conduction band to maximum point of the valence band requires some change in  $k$
  - \* Thus there are 2 classes of semiconductor energy bands, we can show that an indirect transition involving a change in  $k$ , requires a change of momentum for the electrons
  - \* In direct and indirect semiconductors are identified in the Appendix III, In a direct semiconductors such as GaAs or  $e^-$  the conduction band can fall to an empty state in the valence band giving off the energy difference Eg as a photon of light

— (7m)

- \* An  $\epsilon$  in the conduction band minimum of the indirect semiconductor such as Si cannot fall directly to valence band maximum but must undergo a momentum change as well as changing its energy
- \* In an direct transition which involves a change in  $k$ , part of the energy is generally given up as heat to the lattice rather than as an emitted photon
- \* The difference between direct and indirect band structures is very important for deciding which semiconductors can be used in devices requiring light output



2)

- a) Explain electron-hole pair concept with the help of neat diagram and equations
- \* As the temperature of a semiconductor is raised from  $0\text{K}$ , some  $e^-$  in the valence bond receive enough thermal energy to be excited across the bond gap to conduction band
  - \* An empty state in the valence bond is referred to as hole
  - \* If the conduction band  $e^-$  and holes are created by the excitation of a  $e^-$  in valence bond to conduction band, they are called an electron-hole pair (EHP)
  - \* After the excitation to the conduction band, one  $e^-$  is surrounded by a large no of unoccupied energy states, thus the few  $e^-$  are free move
  - \* In a filled bond, all available energy states are occupied
  - \* For every  $e^-$  moving with a given velocity, there is an equal and opposite  $e^-$  motion
  - \* If we apply an electric field, the net current is zero because every electron moving with velocity  $v_j$ , there is corresponding hole with velocity  $-v_j$
  - \* A valence bond with all state filled including states  $j$  and  $j'$ , The  $j$ th  $e^-$  with wave vector  $k_j$  is matched by  $e^-$  at  $j'$  with opposite wave vector  $-k_j$ . There is no net current in the bond
  - \* Since  $K$  is proportional to  $e^-$  momentum, it is clear the two  $e^-$  have oppositely directed velocities

\* with  $\text{n e l cm}^{-3}$  in the bond we express the current density, using sum all  $e^-$  velocities and including the charge  $-q$  on each  $e^-$

$$J = (-q) \sum_i^n v_i = 0 \quad (\text{Filled bond})$$

\* now if we create a hole by removing the  $j^{\text{th}}$   $e^-$  the net current density in the valence bond involve sum of all velocities the contribution of  $j^{\text{th}}$   $e^-$  removed

$$J = (-q) \sum_i^n v_j - (-q)v_j \quad (j^{\text{th}} e^- \text{ is removed})$$

$$J = +q v_j \quad (\because -q \sum_i^n v_i = 0)$$

\* The net current is  $+q v_j$ , the current contribution of the hole is equivalent to that of the charge particle with velocity  $v_j$

\* The bottom of the conduction band corresponds to zero  $e^-$  velocity or kinetic energy (KE)



\* For the holes at the top of valence band corresponds to zero KE

\* Energies higher in the bond correspond to additional KE of the electron

\* Correspondingly, the  $e^-$  starts at  $k=0$ , but moves to a non-zero vector  $k_0$

\* The  $e^-$  then loses KE to heat by scattering mechanism and return to the bottom of the band of B


. — (6m)



electron energy vs wave vector in valence bond

— (2m)

⇒ Electron energy vs wave vector in conduction band



— (2m)

- Q2) What is Hall-effect? Explain how does Hall-effect Works?
- b)
- \* If a magnetic field is applied perpendicular to the direction in which holes drift in a p-type bar, the path of the holes tends to be deflected
  - \* Using vector motion, notation the total force on a single hole due to electric and magnetic field is
$$F = q(E + v \times B)$$
  - \* In the  $v$ -direction the force is
$$F_y = q(E_y - v \times B_z)$$
  - \* Unless an electric field and  $E_y$  is established along the width of bar, each hole will experience a net force in the  $y$ -direction due to the  $q, v \times B_z$  product
  - \* Therefore to main steady state flow of holes down the length of bar, the electric field is  $E_y$  must balance product  $v \times B_z$
  - \* So that the net force  $F_y = E_y = v \times B_z$  is zero physically, this electric field is set up when the magnetic field shifts the hole distribution slightly in the  $y$  direction
  - \* The establishment of the electric field  $E_y$  is known as hall effect  
 $V_{AB} = E_y w$  is called Hall voltage
$$E_y = \frac{J \times B_2}{q P_0}$$

$$E_y = R_H J \times B_2$$

$$R_H = \frac{1}{q P_0}$$
  - \* Now Hall field is proportional to the product of current density and magnetic flux density
$$R_H = (\frac{1}{q P_0})^{-1} \rightarrow \text{Hall co-efficiency}$$

$$P_0 = \frac{1}{q_0 R_H}$$

$$P_0 \rightarrow \frac{1}{\varphi_{ORL}}$$

$$P_0 = \frac{JKBZ}{q_r'E_y}$$

$$P_0 = \frac{(I_n | \omega_L) B_2}{\varphi (V_{AB} | \omega)} \Rightarrow P_0 = \frac{I_n B_2}{\varphi L V_{AB}}$$



$$f = \frac{R \omega b}{L}$$

$$f = \frac{VCD |Im|}{4\pi \omega t}$$

$$dp = \frac{G}{q P_0}$$

$$\exp = \frac{1/\delta}{q(1/q_{\text{RH}})}$$

$$e_{\text{sp}} = \frac{RH}{\delta}$$




(8m)

- (2m)

3)  
a)


Explain V-I characteristics of diode.




(2m)

- \* In forward bias the diode do not conduct immediately
- \* The diode conducts when the forward voltage is more than the knee voltage ( $V_k$ )
- \*  $V_k \rightarrow$  knee voltage
- $V_{BR} \rightarrow$  Reverse breakdown voltage
- $V_k$  for Si = 0.7V
- $V_k$  for Ge = 0.3V
- \* If the base is represented these two bond in is narrow tunneling of electrons can occur, Tunneling of electrons can occurs from p side valence band to the n side conductor band, the constitutes a reverse current from n to p this is called zener effect

- \* However if zener breakdown does not occur with bias of a few volts avalanche breakdown will dominate




- \* For lightly doped Junctions electrons tunneling is negligible and instead the breakdown mechanism involves the impact ionization of hot atoms by energetic carriers:-



— (7m)

- 3)  
Q) How LED works with neat diagram
- \* When carriers are injected across the a forward biased junction recombination in transition and neutral region takes place
- \* In semiconductor like GaAsP with direct recombination light will be emitted, This effect Injection electroluminescence
- \* It provides important application of diode as generation of light another device is semiconductor laser which will emit more coherent in much narrower bandwidth
- \* The frequency of the photon is governed by the bandgap of the semiconductor as given by  $\lambda = \frac{hc}{E_g}$
- \* A very important metric of an LED is the external quantum efficiency  $\eta_{ext}$ , which is defined as the light out divided by electrical power
- $$\eta_{ext} = (\text{Internal radiative efficiency}) * (\text{Extraction efficiency})$$
- \* Defects in the material will clearly lead to nonradiative recombination
- \* However if the internal efficiency is high, not all emitted photons are extracted from the LED
- \* The emitted photons from an LED have wide angular distribution at planar surface
- \* The internal efficiency is a function of the quality of the material and structure and composition of the layers.

- \* LED / Laser is used in conjunction with photodiode to transmit data optically
- \* By varying the current through the photodiode the light output can be modulated such that analog or digital signals are transmitted to the photodetector — (5m)




b) Differences between zener effect and avalanche effect

Avalanche effect	Zener effect
→ Lightly doped diode	Heavily doped diode
→ high reverse potential	Low reverse potential
→ weak electric field is produced	Strong electric field is produced
→ Increase in temperature increases breakdown voltage	Increase temperature decreases the breakdown voltage
→ Depletion region is thick	Depletion region is thin
→ Occurs at high reverse potential	Occurs at low reverse potential
→ Doping concentration is not changed	Doping concentration is changed

— (3m)

5)

a) Explain how BJT act as amplifier with the help of equation



(2m)

- \* Let us assume that the collector current  $i_C$  is made up entirely of those holes injected at the emitter which are not lost to the recombination in the base
- \* Thus  $i_C$  is proportional to the hole component of the emitter current  
 $i_e = i_{EP} \rightarrow ①$
- \* where  $B$  is the proportionality factor known as Base Transport Factor
- \* The total emitter current  $i_E$  is made up of the hole component  $i_{EP}$ , the emitter injection efficiency is  
 $n = \frac{i_{EP}}{i_{EP} + i_{EN}} \rightarrow ②$
- \* For efficient transistor we should like  $B$  and  $n$  to be very near to unity that is the emitter current should be due to mostly holes
- \* The Relation between collector and emitter current  
 $\frac{i_C}{i_e} = \frac{Bi_{EP}}{i_{EP} + i_{EN}} = \beta n = q \rightarrow ③$

- \* In each case, the lost  $e$  must be supplied through the base current  $i_b$ ; If the fraction of injected holes making it across the base without recombination is  $\beta$

$$\therefore i_b = i_{en} \tau (1 - \beta) i_e$$

- \* Neglecting collector saturation current, the relation between collected and base currents is found to be

$$\begin{aligned}\frac{i_c}{i_b} &= \frac{\beta i_e \tau}{i_{en} + (1 - \beta) i_e \tau} \\ &= \beta \left[ \frac{i_e \tau}{i_{en} + i_e \tau} \right] \\ &\quad \frac{1}{1 - \beta} \left[ \frac{-i_e \tau}{i_{en} + i_e \tau} \right]\end{aligned}$$

$$\frac{i_c}{i_b} = \frac{\beta n}{1 - \beta n}$$

$$\frac{i_c}{i_b} = \frac{\alpha}{1 - \alpha}$$

$$\frac{i_c}{i_b} = \alpha \beta \Rightarrow \frac{i_c}{i_b} = \beta$$

- \*  $\beta$  is the amplification factor, since  $\alpha$  is nearly unity, it is clear that  $\beta$  can range for a good transistor





- \* In particular for each  $e$  entering from the base contact  $T_p/T_t$  holes can pass from emitter to collector while maintaining space charge neutrality

$$\frac{i_c}{i_b} = \frac{T_p}{T_t} = \beta$$

————— (8m)

b) Draw the Ebers-Moll Model for pnp transistor.

- \* The  $\Delta P_E$  represents the excess hole concentration at the edge of the emitter depletion
- \*  $\Delta P_C$  represents the hole concentration at the edge of the emitter depletion region



- \* For the symmetrical transistor various components are

$$a = \left( q_A D_p / L_p \right) \text{ctnh} \left( w_b / L_p \right)$$

$$b = \left( q_A D_p / L_p \right) \text{csch} \left( w_b / L_p \right)$$

$$I_{E0} = a \Delta P_E \quad \text{and} \quad I_{E0} = b \Delta P_E \quad \text{with} \quad \Delta P = 0$$

$$I_{G-I} = -b \Delta P_C \quad \text{and} \quad I_{C1} = -n_A w_b \quad \text{with} \quad \Delta P_C = 0$$

\* Total emitter and collector current

$$I_E = I_{E0} + I_{EI}$$

$$= \alpha \Delta PE - b \Delta PC$$

$$I_E = A \left( e^{\frac{q(V_{BE} + kT)}{kT}} - 1 \right) - B \left( e^{\frac{q(V_{CE})}{kT}} - 1 \right)$$

$$\therefore I_C = I_{C0} + I_{CI}$$

$$I_C = B \left( e^{\frac{q(V_{CE})}{kT}} - 1 \right) - A \left( e^{\frac{q(V_{BE})}{kT}} - 1 \right)$$

where  $A = \alpha p_n$  and  $B = b p_n$

$$\Rightarrow I_{E0} = I_{Es} \left( e^{\frac{q(V_{BE})}{kT}} - 1 \right), \Delta PC = 0$$

$$I_{CI} = -I_{Cs} \left( e^{\frac{q(V_{CE})}{kT}} - 1 \right), \Delta PE = 0$$

$$* I_{C0} = \alpha_0 I_{E0} = \alpha_0 I_{Es} \left( e^{\frac{q(V_{BE})}{kT}} - 1 \right)$$

$$I_{CI} = \alpha_1 I_{CI} = -\alpha_1 I_{Cs} \left( e^{\frac{q(V_{CE})}{kT}} - 1 \right)$$

\* Total current I

$$I_E = I_{E0} + I_{EI}$$

$$= I_{Es} \left( e^{\frac{q(V_{BE})}{kT}} - 1 \right) - \alpha_1 I_{Cs} \left( e^{\frac{q(V_{CE})}{kT}} - 1 \right)$$

$$I_C = I_{C0} + I_{CI}$$

$$= \alpha_0 I_{Es} \left( e^{\frac{q(V_{BE})}{kT}} - 1 \right) - I_{Cs} \left( e^{\frac{q(V_{CE})}{kT}} - 1 \right)$$

$$\alpha_0 I_{Es} = \alpha_1 I_{Cs}$$

$\Rightarrow$  The Ebers Moll equation is

$$I_E = I_{Es} \frac{\Delta PE}{Pn} \Rightarrow \alpha_1 I_{Cs} \frac{\Delta PC}{Pn}$$

$$I_E = \frac{I_{Es}}{Pn} (\Delta PE - \alpha_0 \Delta PC)$$

$$I_C = \alpha_0 I_{Es} \frac{\Delta PE}{Pn} - I_{Cs} \frac{\Delta PC}{Pn}$$

$$I_C = \frac{I_{Cs}}{Pn} (\alpha_1 \Delta PE - \Delta PC)$$

————— (6m.)

6)

- a) How BJT act as switch with necessary diagram
- \* Transistor operates in the normal active mode, that is emitter junction is forward biased and collector is reverse biased with a reasonable value of  $I_B$
  - \* on the other hand if base current is zero or negative point 'C' is reached at the bottom end load line and the collector current is negligible
  - \* This is the 'off' state of transistor and device is said to be in cut-off region
  - \* If the base current is positive and sufficiently large and device is said to be in saturation Region
  - \* This is the 'on' state of the transistor in which a large value current  $I_C$  flows with only very small voltage drop  $V_{CE}$

$\Rightarrow$  Operation in cut-off Region:-

- \* when the base transistor is given negative the transistor goes to cut off region or state  $I_C = 0$
- \* The voltage  $V_{CC}$  applied at the collector appears across the collector resistor  $R_C$

$$\therefore V_{CE} = V_{CC}$$




$\Rightarrow$  Operation in saturation Region:-

- \* when large voltage is positive and transistor goes into saturation  $I_C$  flows through  $R_C$

$$I_B = \frac{(V_{CC} - V_{BE})}{R_B} \quad \text{--- (7m)}$$



- If the  $I_B$  is increase further transistor goes to saturation
- $I_C = I_{C(sat)} = \frac{V_{CC} - V_{CE(sat)}}{R_C}$  if  $V_{CE} = 0$

$$\therefore I_{C(sat)} = \frac{V_{CC}}{R_C}$$



- Specification of switching transistor BJT
- \* The charging time of the emitter junction capacitance and to be considered going from cutoff to saturation
- \* Since the emitter junction is reverse biased in cutoff, it is necessary for the emitter space charge layers to be charged to the forward bias condition, collector current can flow
- \* Therefore we should include a delay time \$t\_d\$ to account for that effect


- \* Typical values of  $t_{\text{r}}$  are given in the specification information of most switching transistors, along with a rise time  $t_{\text{r}}$  defined as the time required for the collector current to rise from 10% to 90% of its final value
- \* Third specification is the fall time  $t_{\text{f}}$  required for  $i_{\text{c}}$  to fall through similar function its turn off
- Explain the effect of base narrowings with neat diagrams



- Base narrowing:-
- If the base region is lightly doped, the depletion region reversed biased, collector junction can extend significantly into the n type of base region
- As the collector voltage is increased, the space charge layer makes more of metalli width of base  $L_b$  and as a result the effective base width  $w_b$  is decreased
- decrease in the effective base width as the reverse bias on the collector junction is increased



— (4m)

- \* The decrease in  $w_b$  causes  $\beta$  to increases, As a result the collector current  $I_c \uparrow$  with collector voltage rather than stay constant as predicted from the static breakdown
- \* The slope introduced by the early effect is almost linear with  $I_c$  and the CE characteristics extrapolate to an intercept on  $V_A$  with voltage axis at  $V_A$  called early voltage
- \* The length of the collection junction depletion region in the n material is given by
 
$$l = \left( \frac{2eV_{BC}}{qnd} \right)^{1/2}$$
- \* If the reverse bias on the collector junction is  $V_A$  for enough, it is possible to decrease  $w_b$  to the extent that the collector depletion region essentially fills the base
- \* In this condition holes are swept directly from the emitter region to the collector and transit time is lost
- \* Breakdown effect that is generally avoided in ckt design, In most cases however avalanche breakdown of the collector junction occurs before pinch off is reached



4) qualitative description of current flow at forward and reverse bias Junction

⇒ Forward biased



\* To apply forward bias connect the terminal of battery to p side or negative terminal of battery to n side

\* In forward biased holes in 'p' region are repelled from the terminal of the battery and forced to move toward the junction

\* The electrons in 'n' region are repelled from the -ve negative terminal of the battery and forced to move toward the junction

: This reduces the height and width of potential barrier


: Once the potential barrier completely eliminated by the forward voltage junction resistance becomes almost zero and a low resistance path is established

: The current flowing in the circuit is called forward resistance  $R_F$   
current condition is possible until the applied voltage is greater than barrier voltage

$$V_B = q(V_0 - V_F)$$

— (3m)

⇒ Reverse bias:-



- \* To apply reverse bias connect -ve terminal of the battery to p type and +ve terminal of the battery to n type
- \* In reverse bias holes in P region are attracted toward -ve terminal electrons are attracted toward +ve terminal of the battery
- \* This increases the width and height of potential barrier increased potential barrier prevent the flow of charge carrier across the junction
- \* This high resistance path is established, no current can flow (unction) reverse resistance  $R_R$  and current is called reverse current ( $I_R$ )
- \* The flow of current due to motion of minority charge carriers called reverse saturation current
- \* The reverse bias p-n junction allows a small reverse current due to movement of Minority carriers


$$V_B = q(V_0 + V_r)$$

— (3m)


: Reverse breakdown voltage is the reverse voltage at which p-n junction breakdown with sudden rise in reverse current  
Hence breakdown happens by avalanche breakdown, which is permanent

- b) How does photo diode works as photovoltaic cell,
- \* current and voltage in an illuminated junction
  - \* photodiodes are two terminal devices designed to respond to photo absorption
  - \* In p-n junction diode, the drift of minority carriers result in current. The charge carriers generated within the depletion region will be drifted and  $e^-$  will move towards n region and holes towards p region.
  - \* Also the minority charge carriers will generate within diffusion length will cross the junction.
  - \* If a junction of cross-sectional area  $A$  is uniformly illuminated by photons with  $h\nu > Eg$
  - \* A photogeneration rate  $G$  ( $\text{cm}^2/\text{cm}^2\text{s}$ ) gives rise to a photocurrent.
  - \* The number of holes created per second within a diffusion length  $L_h$  of the depletion region on the n side is  $A h L_h G$ .
  - \* The number of electrons created per second within a diffusion length  $L_e$  of the depletion region on p side  $A L_e G$ .
  - \* Similarly,  $A w G$  carriers generated within the depletion region of width  $w$ .
  - \* The resulting photocurrent
$$I_p = eA(L_h + L_e + w)G$$
  - \* The current-voltage (I-V) characteristics of the given junction is given by the diode equation
$$I = I_0(e^{V/1.27} - 1) - I_p$$
  - \*  $I = qA \left( \frac{L_p}{\tau p} P_n + \frac{L_n}{\tau n} N_p \right) \left( e^{V/1.27} - 1 \right) - I_p \quad \text{--- (8m)}$



- \* The current  $I$  is the injector current under forward bias  $V$   
 $I_0$  is the saturation current represents thermal generated free carriers which flow through the Junction (dark current)



- Q) Construction and operation of n-JFET with neat diagram
- \* The n-region between the two p' regions is known as the channel.
  - \* In this n-channel device, majority carrier electron flows between the source and drain terminals.
  - \* The drain is the terminal whereas carriers leave or are drained from the device and gate is the control terminal.





$\Rightarrow$  zero gate bias



- \* If the source is at ground potential and if a small positive drain voltage is applied, drain current  $I_D$  produced between source and drain terminal

- \* The n channel is essentially a resistance so that  $I_D$  versus  $V_{DS}$  characteristic for small  $V_{DS}$  value is approximately linear

$\Rightarrow$  small negative gate voltage





- \* If a negative voltage is applied to the gate of n-channel JFET gate-to-channel junction becomes reverse biased


- \* The space charge region now widens so that channel region becomes narrower and resistance of the n channel increases

$\Rightarrow$  Large negative gate voltage:-

- \* The reverse-biased gate-to-channel space charge region has completely filled the channel region called pinch-off




⇒ A small drain voltage:-




⇒ A Large Drain Voltage:-

- \* As the drain voltage increases, the gate-to-channel junction becomes reverse biased near the drain channel or terminal so that space charge region extends further into channel
- \* The effective channel resistance now varies along the channel length since channel current must be constant



⇒ A drain voltage to achieve pinch off:-

- \* If the drain voltage increase further, the channel has been pinched off at the drain terminal
- \* Any further increase in drain voltage will not cause an increase in drain current
- \* The drain voltage at pinchoff is referred to as  $V_{D(Sat)}$  For  $V_D > V_{D(Sat)}$



- 7.b) Explain small signal equivalent circuit for JFET.
- \* The cross section of an n-channel pn JFET including source and drain series resistance
  - \* The substrate may be semi-insulating gallium arsenide
  - \* The voltage  $V_{GS}$ ' internal gate-to-source voltage that controls the drain current
  - \* The  $r_{GS}$  and  $C_{GS}$  parameters are the gate-to-source diffusion resistance and junction capacitance
  - \* The parameters  $r_{GD}$  and  $C_{GD}$  are the gate-to-drain resistor and capacitance respectively
  - \* The resistance  $r_{DS}$  is the finite drain resistance, which is a factor of the channel length modulation effect
  - \* The  $C_{OB}$  capacitance is mainly a drain-to-source parasitic capacitor and  $C_S$  is the drain-to-substrate capacitance
  - \* All diffusion resistances are infinite, the drain resistance are zero and at low frequency the capacitance become open circuits





$$I_{DS} = g_m V_{GS}$$

- \*  $I_{DS} = g_m V_{GS}$
- \* The relation between  $V_{GS}$  and  $V_{GS}'$  can be found

$$V_{GS} = V_{GS}' + (g_m V_{GS}') r_D = (1 + g_m r_D) V_{GS}' \rightarrow ③$$

$$I_{DS} = \left( \frac{g_m}{1 + g_m r_D} \right) V_{GS} = g_m' V_{GS} \rightarrow ④$$






- \* The  $g_m$  is a factor of dc-to-gate-to-source voltage  
 $g_m'$  will be factor of  $V_{GS}$



- Q) Explain two of n-channel enhanced mode MOSFET
- \* MOS capacitor structure with a positive voltage applied to the top gate terminal
  - \* A positive charge exists on the top gate and electric field is induced
  - \* An accumulation layer of electron will be induced in the n-type substrate
  - \* The case when a negative voltage is applied to the top gate
  - \* Positive space charge region induced in the n-type semiconductor
  - \* The energy band diagrams for this MOS capacitor with n-type substrate
  - \* The positive voltage is applied to the gate and an accumulation layer of electron is formed
  - \* Figure 12b shows the energy band when negative voltage is applied to the gate

- \* The conduction and valence band now bend upward indicating that space charge region has been induced in the n-type substrate
- \* Figure 12 shows the energy when a large negative voltage is applied to the gate
- \* The conduction and valence band are bent over even more and the intrinsic Fermi level has moved above the Fermi level
- \* The valence band at the surface is now close to the Fermi level whereas conduction band is close to the Fermi level in bulk

### semiconductor



— (8m)

Q)

a) Explain two-terminal MOS structure.

\* The heart of the MOSFET is MOS capacitor

\*  $t_{ox}$  is thickness of oxide and  $\epsilon_{ox}$  is the permittivity of the oxide

\* parallel-plate capacitor with the top plate at negative volt with respect to the bottom plate

$$C = \frac{\epsilon}{d}$$

$\epsilon$  → permittivity of a insulator,  $d$  is the distance between two plates

$$Q = CV$$

→ The magnitude of the electric field is

$$E = V/d$$

\* The top metal gate is at a negative voltage with respect to the semiconductor, a negative charge will exist on the top metal plate





\* If the electric field were to penetrate into semiconductor the majority carrier hole would experience a force toward oxide

\* accumulation layer of holes at the oxide-semiconductor junction correspond to the positive charge on the bottom plate of the MOS capacitor

\* When positive charge is applied on the top metal plate and the direction of induced electric field

\* If the electric field penetrates the semiconductor majority carrier will be force away from the metal





- \* As the holes are pushed away from the interface a negative space charge region is created because of free ionized acceptor atoms
- \* The negative charge in the induced depletion region corresponds to the negative charge on the bottom "plate" of the MOS capacitor



— (10M)


### b) p-channel enhancement Mode MOSFET

- \* In the p-channel enhancement Mode device, a negative gate voltage must be applied to create an inversion layer of holes that will "connect" the p type source and drain regions
- \* The holes flow from the source to the drain so that conduction current will enter the source and drain leaving



Q)


- a) Thermal oxidation process with neat diagrams
- \* many fabrication steps involve the heating up the wafer in order to enhance a chemical process
  - \* An important example of this thermal oxidation of Si (Silicon) to form  $\text{SiO}_2$ . Basically involves placing of batch of wafers in clean, silica
  - \* When can be heated to high temperature (800-1000°C) using heating coils in a furnace with ceramic brick insulating liner
  - \* An oxygen containing a gas such as dry  $\text{O}_2$  or  $\text{H}_2\text{O}$  followed in the tube at atmospheric pressure, flowed out at the other end
  - \* A batch of Si wafers is placed in the Si wafer holder
  - \* The gases flow from the top and flow out at the bottom providing more uniform flow than in conventional horizontal furnace
- $$\text{Si} + \text{O}_2 \rightarrow \text{SiO}_2 \quad [\text{dry oxidation}] \quad \text{--- (2m)}$$
- $$\text{Si} + \text{H}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{H}_2 \quad [\text{wet oxidation}]$$
- \* In both the cases Si is consumed from the surface of the substrate
  - \* Oxidation proceed by having the oxidant ( $\text{O}_2/\text{H}_2\text{O}$ ) molecules diffuse through the already grown to the Si-SiO<sub>2</sub> interface
  - \* plots of oxidation as a function of time at different temp as shown from dry and wet oxidation of Si




— (3m)

- ⇒ What is metallization process? Explain the metallization process
- \* metal films are generally deposited by a physical vapour deposition technique as evaporation
- \* Many of the Al atoms ejected from the target deposited on Si wafers held in close proximity to the target
- \* The Al is then patterned using metallisation subsequently etched by RIE, Finally it is sintered at  $\approx 450^\circ\text{C}$  for the 30 minutes to form a good electrical, Ohmic contact to S.
- \* After the interconnection metallisation is completed a protective over coat of silicon nitride is deposited using plasma ~~enhance~~ CVD, then individual integrated circuit


— (5m)




=> Oxidise the Si sample :-




=> Apply a layer of the photoresist



=> Remove Exposed PR



=> Implant boron through windows in the PR



10)

a) Explain integration of other circuit elements with diagrams



→ Diodes:-

- \* It is simple to build p-n junction diodes in monolithic circuit
- \* It is also common practice to use transistors to perform diode function
- \* Most common method is to use the emitter junction as the diode with the collector and base shorted
- \* having narrow base diode structure, which has high switching speed with little charge

→ (2m)

⇒ Resistors:-


- \* Diffused or implanted resistors can be obtained in monolithic circuit by using shallow junctions
- \* Design of diffused resistors begins with a quantity called sheet resistance of diffused layer
- \* If the average resistivity of a diffused region is  $\rho$  the resistor of a given length  $L$  is  $R = \rho L / w t$
- \*  $R_s$  is measured for a given layer is numerically the same for any size square  $L=w$



→ (3m)

⇒ Capacitors:-

- \* One of the most important element
- \* This is particularly true in the case of memory circuits, where charge is stored in a capacitor for each bit of information
- \* The top plate of the capacitor is polysilicon, and bottom plate is charge inversion controlled by an n<sup>t</sup> region
- \* The terms bit line and word line refer the row and column organization of the memory



⇒ Inductors:-

- \* They has changed because of the growing need for mobile IC for the portable communication
- \* applications such as resonable Q factor using spiral wound thin metal films on on IC
- \* Such spiral pattern can be defined by photolithography and etching techniques compatible with IC processing
- \* They are hard to integrate induction than the other circuit elements

— (2m)


b) Explain CMOS process integration with help of neat diagrams

⇒ n-well formation using p<sub>i</sub> donor implant

\* First grow thermally "paci" oxide ( $\approx 20\text{nm}$ ) on Si substrate

\* Followed by low pressure chemical deposition (LPCVD) of silicon nitride ( $\approx 20\text{nm}$ )

\* Reactive ion etching (RIE) is then used to etch the oxide-nitride stack



⇒ p-well formation using B acceptor implant

\* After the implant the photoresist is removed and patterned wafer is subjected to wet oxidation to grow tank ( $\approx 20\text{nm}$ )

\* The tank oxidation process consumes Si from the substrate and resulting oxide swells up


⇒ Self - aligned implant mask

\* It allows a tighter packing density of the twin wells because it is not required to account for lithographic misalignments during layout

\* After this diffusion, the silicon nitride-oxide stack and tank oxide are etched away

## ⇒ Isolation Region

- \* A stack of silicon dioxide-silicon nitride is photolithography patterned & subjected to RIE
- \* There will be no electrical cross talk between adjacent transistors, unless they are intentionally interconnected
- \* Vt and  $\delta$  such that leakage current is minimal



## ⇒ Local oxidation of silicon

- \* After the channel stop implant, the photoresist is removed and wafer with the patterned nitride oxide stack
- \* It is subjected to wet oxidation to selectively grow a field oxide  $\approx$  300nm thick
- \* Procedure is called Local oxidation of silicon (LOCOS)

