

CBCS SCHEME

USN

18EE31

Third Semester B.E. Degree Examination, Dec.2019/Jan.2020

Analog Electronics Circuits

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

1. a. Draw a double ended clipper circuit and explain the working principle with transfer characteristics. (10 Marks)
- b. Draw and explain the working of clamper circuit which clamps the positive peak of a signal to zero. (10 Marks)

OR

2. a. Derive the expression for stability factors S' and S'' for fixed bias circuit. (08 Marks)
- b. A voltage divider biased circuit has $R_1 = 39K\Omega$, $R_2 = 82K\Omega$, $R_C = 3.3K\Omega$, $R_E = 1K\Omega$ and $V_{CC} = 18V$. The silicon transistor used has $\beta = 120$. Find Q-point and stability factor. (07 Marks)
- c. Explain the operation of transistor as switch with suitable circuit and necessary waveforms. (05 Marks)

Module-2

3. a. State and prove Millers theorem. (06 Marks)
- b. Compare the characteristics of CB, CE and CC configurations. (06 Marks)
- c. For the collector feedback configuration having $R_F = 180K\Omega$, $R_C = 2.7K\Omega$, $C_1 = 10\mu F$, $C_2 = 10\mu F$, $\beta = 200$, $r_b = \infty\Omega$ and $V_{CC} = 9$ volts. Determine the following parameters:
i) r_c ii) z_i iii) z_o iv) A_v (08 Marks)

OR

4. a. Derive suitable expression to explain the effect of cascading of amplifiers on lower and upper cut off frequencies. (08 Marks)
- b. Derive equations for miller input capacitance and miller output capacitance. (08 Marks)
- c. A transistor in CE mode has h-parameters $h_{ie} = 1.1K\Omega$, $h_{fe} = 2 \times 10^4$, $h_{re} = 100$ and $h_{oe} = 25\mu A/V$. Determine the equivalent CB parameters. (04 Marks)

Module-3

5. a. Derive expression for Z_i and A_i for a Darlington Emitter follower circuit. (10 Marks)
- b. Explain the need of a cascading amplifier. Draw and explain the block diagram of two stage cascade amplifier. (06 Marks)
- c. Write a note on cascade amplifier. (04 Marks)

1 of 2

18EE34

OR

- 6 a. List the general characteristics of negative feedback amplifier. (04 Marks)
 b. A given amplifier arrangement has the following voltage gain $AV_v = 10$, $AV_i = 20$ and $AV_o = 40$. Calculate the overall voltage gain and determine the total voltage gain in dB. (08 Marks)
 c. For the voltage series feedback amplifier, Derive an expression for output impedance (Resistance). (08 Marks)

Module-4

- 7 a. Show that maximum efficiency of class-B push pull amplifier (power amplifier) circuit is 78.54%. (08 Marks)
 b. Explain the classification of power amplifier with a neat circuit diagram and waveforms. (07 Marks)
 c. A class-B push pull amplifier operating with $V_{CC} = 25V$ provides a 22V peak signal to 8Ω load. Calculate the circuit efficiency and power dissipated per transistor. (05 Marks)

OR

- 8 a. Draw the circuit of wein bridge oscillator and explain its operation. (10 Marks)
 b. With a neat circuit diagram and waveform, explain the working principle of crystal oscillator operating in series resonant mode. A crystal has the following parameters $L = 0.344H$, $C = 0.065pF$ and $R = 5.5K\Omega$. Calculate its resonant frequency. (10 Marks)

Module-5

- 9 a. With the help of neat diagram, explain the working and characteristics of N-channel JFET. (10 Marks)
 b. For a self bias JFET circuit, $V_{DD} = +12V$, $R_D = 2.2K\Omega$, $R_G = 1M\Omega$, $R_S = 1K\Omega$, $I_{DSS} = 8mA$, $V_P = -4$ Volts. Determine the following parameters: i) V_{GS} ii) I_D iii) V_{DS} iv) V_S v) V_G vi) V_D (10 Marks)


OR

- 10 a. With neat sketches, explain the operation and characteristics of n-channel depletion type MOSFET. (10 Marks)
 b. Derive expression for V_{GS} , I_D , V_{DS} , V_D and V_S for a voltage divider bias circuit using FET. (10 Marks)

Jan 2020

1a Double ended clipper circuit

Clip off the portions of both positive and negative half cycles of the i/p. Two way parallel clipper shown in fig



$$v_{in} = V_m \sin \omega t$$

The diode D_1 and D_2 are ideal diodes.

— 2M

Positive half cycle of input: $v_{in} > V_1$ then diode D_1 becomes forward biased and conducts. while D_2 reverse biased for the entire positive half cycle of the i/p

when $v_{in} < V_1$, D_1 and D_2 are off, $v_o = v_{in}$

$v_{in} > V_1$ D_1 is ON, D_2 is OFF $v_o = V_1$


Negative half cycle of the input: As long as v_{in} is greater than V_2 , the diode D_2 remains reverse biased. D_1 remains OFF for

entire negative half cycle of the i/p $v_o = V_1$

when v_{in} becomes less than V_2 . The diode D_2 becomes forward biased and conducts. The diode D_1 is OFF

$v_o = V_2$. The O/P is negative as V_2 are opposite to that of V_1

— 4n




- 2M

Wave form for two way clipper.


Transfer characteristics for the two way clipper

$$\begin{aligned}
 & \left. \begin{aligned}
 V_o &= V_{in} & \text{for } V_{in} < V_1 \\
 V_o &= V_1 & \text{for } V_{in} > V_1
 \end{aligned} \right\} \text{Positive cycle} \\
 & \left. \begin{aligned}
 V_o &= V_{in} & \text{for } V_{in} > V_2 \\
 V_o &= V_2 & \text{for } V_{in} < V_2
 \end{aligned} \right\} \text{Negative cycle.}
 \end{aligned}$$




- 2M

1b Clamper Circuit - Positive Peak signal, to zero is Negative Clamper - which adds the negative levels to the ac o/p.
 It consists of capacitor C, Ideal diode D and load resistance R_L , as shown in fig



Assume
 D is ideal diode
 $\tau = RC$ to be very large. -2M

During first quarter of positive cycle of input voltage v_i , the capacitor gets charged through the forward biased diode D, up to the maximum value of v_{om} of the i/p signal. v_i . The capacitor charging is almost instantaneous by selecting the proper value of C and R_L in the circuit. Capacitor once charged to v_{om} as a battery of voltage v_{om}



-4M

When D is ON the o/p voltage v_o is zero. As i/p voltage decreases after attaining the maximum value v_{om} the capacitor charged to v_{om} the diode becomes reverse biased.

The Capacitor holds entire charge as $V_c = V_m$ ³⁹
 The o/p voltage $V_o = V_i - V_c = V_i - V_m$

In the negative half cycle of V_i , the diode WM remains reverse biased. The capacitor starts discharging through the resistance R_L . A time constant $R_L C$ is very large it can be approximated the capacitor holds all its charge and so as charged to V_m . Hence it can be written


$$V_o = V_i - V_c = V_i - V_m \text{ for negative half cycle}$$

$$V_o = -V_m \text{ for } V_i \geq 0$$

$$V_o = 0 \text{ for } V_i = V_m \quad \text{--- } \underline{2M}$$

$$V_o = -2V_m \text{ for } V_i = -V_m$$

The i/p and o/p waveforms are shown in fig



2a Expression for Stability factors S' and S'' for fixed bias circuit.

Biasing provides the stability on I_c against the variation of I_{c0} , β and V_{BE}

Stability factor provides the change in operating point due to variation in temperature.

① $S' = \frac{\Delta I_c}{\Delta I_{c0}} \Big|_{V_{BE}, \beta \text{ constant}} = S_{I_{c0}}$ ② $S(V_{BE}) = \frac{\Delta I_c}{\Delta V_{BE}} \Big|_{I_{c0}, \beta \text{ const}}$

Fixed bias Stability factor $S_{I_{c0}}$

$\therefore I_B = \frac{V_{CC}}{R_B}$, when I_B changes by ΔI_B , V_{CC} and V_{BE} are unaffected

$\therefore S_{I_{c0}}$ for Common emitter Configuration

$I_c = \beta I_B + I_{cEO} = \beta I_B + (1 + \beta) I_{cEO}$ ①

I_{cEO} changes by ΔI_{cEO} , I_B changes by ΔI_B and I_c changes by ΔI_c . The above eqn ① becomes

$\Delta I_c = \beta \Delta I_B + (1 + \beta) \Delta I_{cEO}$

$1 = \frac{\beta \Delta I_B}{\Delta I_c} + \frac{(1 + \beta) \Delta I_{cEO}}{\Delta I_c}$

$1 - \frac{\beta \Delta I_B}{\Delta I_c} = (1 + \beta) \frac{\Delta I_{cEO}}{\Delta I_c}$

$\therefore \frac{\Delta I_{cEO}}{\Delta I_c} = \frac{1 - \beta (\Delta I_B / \Delta I_c)}{(1 + \beta)}$

$S_{I_{c0}} = \frac{\Delta I_c}{\Delta I_{cEO}} = \frac{(1 + \beta)}{1 - \beta (\Delta I_B / \Delta I_c)}$ ②

$\therefore S_{I_{cEO}} = \frac{1 + \beta}{1 - \beta (\Delta I_B / \Delta I_c)} = \frac{1 + \beta}{1} \left(\frac{\Delta I_B}{\Delta I_c} \geq 0 \right)$ ③

Stability factor $S(V_{BE}) = \frac{\Delta I_C}{\Delta V_{BE}} \Big|_{I_{C0}, \beta \text{ constant}}$

We know that $I_C = \beta I_B + (\beta + 1) I_{CBO}$

represent I_B in terms of V_{BE} we get

$$I_C = \frac{\beta (V_{CC} - V_{BE})}{R_B} + (\beta + 1) I_{CBO} = \frac{\beta V_{CC}}{R_B} - \frac{\beta V_{BE}}{R_B} + (\beta + 1) I_{CBO}$$

$$\therefore \frac{\Delta I_C}{\Delta V_{BE}} = 0 - \frac{\beta}{R_B} + 0 = -\frac{\beta}{R_B} = S(V_{BE}) = S_{V_{BE}}$$

Relation between $S(I_{C0})$ and $S(V_{BE})$

We know that $S(I_{C0}) = 1 + \beta \in S(V_{BE}) = -\frac{\beta}{R_B}$

multiplying numerator and denominator

by $(1 + \beta)$ we get

$$S(V_{BE}) = \frac{-\beta(1 + \beta)}{R_B(1 + \beta)}$$

$$S(V_{BE}) = \frac{-\beta S(I_{C0})}{R_B(1 + \beta)} \quad \left[\because S(I_{C0}) = (1 + \beta) \right]$$

Stability factor S_{β} , $S_{\beta} = \frac{\Delta I_C}{\Delta \beta} \Big|_{V_{BE}, I_{C0} \text{ constant}}$


$$I_C = \frac{\beta V_{CC}}{R_B} - \frac{\beta V_{BE}}{R_B} + (\beta + 1) I_{CBO}$$

$$\frac{\Delta I_C}{\Delta \beta} = \left(\frac{V_{CC}}{R_B} - \frac{V_{BE}}{R_B} \right) + I_{CBO} = \frac{I_C}{\beta} + I_{CBO} = \frac{I_C}{\beta}$$

$$\therefore S_{\beta} = \frac{\Delta I_C}{\Delta \beta} = \frac{I_C}{\beta} \quad \therefore I_{\beta} = \frac{I_C}{\beta} \ll I_{C0} \gg I_{CBO}$$

2b voltage divider bias $R_1 = 39k\Omega$, $R_2 = 82k\Omega$
 $R_C = 3.3k\Omega$, $R_E = 1k\Omega$ and $V_{CC} = 18V$, $\beta = 120$

Q Power and stability factors.



$$R_{Th} = R_1 || R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

$$= \frac{3198}{121} = 26.43k\Omega$$

$$E_{Th} = \frac{R_2 V_{CC}}{R_1 + R_2} = \frac{1476}{121}$$

$$= 12.19V$$

$$I_B = \frac{E_{Th} - V_{BE}}{R_{Th} + (\beta + 1) \cdot R_E} \quad \text{--- } \underline{4r}$$

$$= \frac{12.19 - 0.7}{26.43k + (121)1k}$$

$$= 7.79\mu A$$

$$I_E = \beta \cdot I_B = 0.938mA$$

$$V_{CE} = V_{CC} - I_E (R_C + R_E) = 18 - (0.938)(3.3 + 1)$$

$$= 18 - 0.938(4.3) = 13.967V$$

Q power = $(V_{CE}, I_C) = (13.967, 0.938)$

$$S(V_{BE}) = \frac{-\beta / R_E}{\beta + R_{Th} / R_E} = \frac{-120 / 1k\Omega}{120 + 26.4k\Omega / 1k\Omega}$$

$$= -0.82 \times 10^{-3}$$

--- 03m

2c Transistor as a Switch.


BJT as a switch it operates in two regions

- ① Cut-off
- ② Saturation


For Cut-off region both the junctions of transistors are reverse biased. only reverse current flows. No current flows through the transistor in Cut off region. It acts as an open switch

In saturation region both junctions are forward biased it is $V_{CE(sat)}$. Collector current is large and is controlled by external base current connected in collector circuit. $V_{CE(sat)}$ is in the range 0.2 to 0.3V and can be neglected to supplied voltage, V_{CE} for CE configuration is zero in saturation region. Thus it

acts as a closed switch. It is shown in below fig



39 millers theorem: millers theorem is used for converting any circuit having the configuration of common impedance betw i/p and o/p to another configuration of separate impedance for input and output. millers theorem simplifies the circuit for analysis of input impedance and output impedance



Z is the impedance connected between i/p and output node 1 and node 2. It is replaced by two separate impedances Z_1 & Z_2

Z_1 is connected between node 1 and ground. Z_2 is connected between node 2 and ground. V_1 and V_2 are voltages at node 1 and node 2 respectively. The Z_1 and Z_2 are derived from the ratio of V_o and V_i ($\frac{V_o}{V_i}$)

is gain denoted by K

$$Z_1 = \frac{V_i}{K}, \quad Z_2 = \frac{V_i - V_o}{Z} = \frac{V_i [1 - \frac{V_o}{V_i}]}{Z}$$

$$= \frac{V_i [1 - K]}{Z} \quad \therefore Z_1 \Rightarrow \frac{Z}{1-K}$$

$$Z_2 = \frac{v_o}{I}$$

$$\text{where } I = \frac{v_o - v_i}{Z} = \frac{v_o \left[1 - \frac{v_i}{v_o} \right]}{Z}$$

$$= \frac{v_o \left[1 - \frac{1}{K} \right]}{Z}$$

$$= \frac{v_o \left[\frac{K-1}{K} \right]}{Z}$$

$$\therefore Z_2 = \frac{v_o}{I} = \frac{Z}{\frac{K-1}{K}} \quad \text{--- 3m}$$

$$= \frac{ZK}{K-1} \quad \left[\frac{v_o}{v_i} = A_V = K \right]$$

3b Characteristics of CB, CE and CC Configurations.

	CB	CE	CC
① Input resistance	Very low $\approx 20 \Omega$	Low ($k\Omega$)	High $100k$
② Output resistance	Very high ($M\Omega$)	High ($40k\Omega$)	Low 50Ω
③ Input Current	I_B	I_B	I_B
④ Output Current	I_C	I_E	I_E
⑤ Input voltage applied between	Emitter & Base	Base & Emitter	Base & Collector
⑥ Output voltage taken between	Collector & Base	Collector & Emitter	Emitter & Collector
⑦ Current amplification factor	$\alpha_{dc} = \frac{I_C}{I_E}$	$\beta_{dc} = \frac{I_C}{I_B}$	$\frac{I_E}{I_B}$
⑧ Current gain	Less than unity	High (20 to few hundreds)	High 20 to few hundred
⑨ Voltage gain	Medium	medium	Low
⑩ Applications	Input of multi stage amplifiers	Audio signal Amplification	Impedance matching


6X1M
=61

3c For a collector feedback configuration 21 $R_F = 180k\Omega$

$R_C = 2.7k\Omega$ $C_1 = 10\mu F$, $C_2 = 10\mu F$, $\beta = 200$

$R_E = \infty\Omega$ $V_{CC} = 9V$, (i) $r_e = 9$, (ii) $Z_i = 9$

(iii) $Z_o = 2.66k\Omega$ and (iv) $A_V = 9$



Collector feedback configuration

$$I_B = \frac{V_{CC} - V_{BE}}{R_F + \beta R_C}$$

$$= \frac{9 - 0.7}{200k + 2.7 * 180k}$$

$$= 11.53 \mu A \quad \underline{\underline{3m}}$$

$$I_{E2} (\beta + 1) I_B = 2.32 mA$$

$$r_e = \frac{26 mV}{I_E} = \frac{26 mV}{2.32 mA} = 11.21 \Omega \quad \underline{\underline{2m}}$$

$$Z_i = \frac{r_e}{\frac{1}{\beta} + \frac{R_C}{R_C + R_F}} = \frac{11.21}{\frac{1}{180} + \frac{2.7k}{2.7k + 180k}} = 566.16 \Omega$$

$$Z_o = R_C \parallel R_F = \frac{2.7k * 180k}{2.7k + 180k} = 2.66 k\Omega$$

$$A_V = -\frac{R_C}{r_e} = -\frac{2.7k\Omega}{11.21 \Omega} = -240.86 \quad \underline{\underline{03m}}$$

4a Expressions for explain the effect of cascading of amplifiers on lower and upper cut-off frequencies

Frequency response of the multi-stage amplifier is always less than that of the bandwidth of single stage amplifiers.

Low cut-off frequency. The overall voltage gain at lower cut-off frequency

$$A_{v-Low} = A_{v1} \times A_{v2} \dots \times A_{vn} = (A_{v-mid})^n$$

$n \rightarrow$ number of cascaded stages.


$$\left[\frac{A_{v-Low}}{A_{v-mid}} \right]_{\text{overall}} = \left[\frac{A_{v-Low}}{A_{v-mid}} \right]^n = \frac{1}{1 - j\left(\frac{f_1}{f}\right)^n}$$

$$\frac{1}{\sqrt{2}} = \frac{1}{\sqrt{[1 + (f_1/f_{c-Low})^2]^n}}, \quad f_{c-Low} = \frac{f_1}{\sqrt{2^{1/n} - 1}}$$

High Cut-off frequency

$$A_v = \frac{v_{out}}{v_{in}} \quad \left[v_o = \frac{-j\omega C v_{in}}{R - j\omega C} \right]$$

$$= \frac{1}{1 + j(\omega RC)}$$



$$A_v = \frac{1}{1 + j(2\pi f RC)} = \frac{1}{1 + j(f/f_2)} \quad (A_v = \frac{1}{\sqrt{1 + (f/f_2)^2}})$$

$$f_2 = \frac{1}{2\pi RC}$$

$$\Rightarrow A_{v-High} / A_{v-mid} = \frac{1}{\sqrt{2}} = \frac{1}{\sqrt{[1 + (f_{c-High}/f_2)^2]^n}}$$

$$\Rightarrow f_{c-High} = f_2 \sqrt{2^{1/n} - 1}$$

The cut-off frequencies for cascaded Dorr
from f_{c1} and f_{c2}

$$f_{c-low} = \frac{f_{c1}}{\sqrt{2^{1/n} - 1}}, \quad f_{c-high} = f_{c2} \sqrt{2^{1/n} - 1}$$


$$B.W = f_{c-high} - f_{c-low}$$

Each stage has different lower and upper critical frequencies.

Lower critical frequency f_{cL} , upper critical frequency f_{cU}

— 04m

46 In the high frequency analysis of transistor split the capacitance between input (base or gate) and output (collector or drain). This is achieved using Miller's theorem as shown in the fig



A_v represents the voltage gain of the amplifier

C represents either C_{bc} or C_{gd}

Applying KCL for $\textcircled{1}$ $I_i = I_1 + I_2$ — (1)

where $I_i = \frac{v_i}{Z_i}$ and $I_1 = \frac{v_i}{R_i}$

$$I_2 = \frac{v_i - v_o}{X_C} = \frac{v_i - A_v \cdot v_i}{X_C} = \frac{(1 - A_v) v_i}{X_C}$$

Substituting value of I_2

$$I_i = \frac{v_i}{Z_i} = \frac{v_i}{R_i} + \frac{(1 - A_v) v_i}{X_C} \Rightarrow \frac{1}{Z_i} = \frac{1}{R_i} + \frac{(1 - A_v)}{X_C}$$

$$\frac{1}{Z_i} = \frac{1}{R_i} + \frac{1}{X_{CM}} \quad \text{where} \quad X_{CM} = \frac{X_C}{(1 - A_v)}$$

$$X_{CM} = \frac{X_C}{(1 - A_v)} \Rightarrow \frac{1}{2\pi f_{CM}} = \frac{1}{(1 - A_v) (2\pi f C)}$$


$$\frac{1}{f_{CM}} = \frac{1}{(1 - A_v) C}$$

Let us consider the circuit

Apply KCL

$$I_o = I_1 + I_2$$

— (2)



$$Q_1 = \frac{v_o}{R_o} \text{ and } Q_2 = \frac{v_o - v_i}{X_C}$$

25

$R_o \rightarrow$ sufficiently large ignore the first \rightarrow

$$\begin{aligned} \rightarrow Q_0 &= \frac{v_o - v_i}{X_C} = \frac{v_o - \frac{v_o}{A_V}}{X_C} \\ &= \frac{v_o \left(1 - \frac{1}{A_V}\right)}{X_C} \end{aligned}$$

$$\frac{Q_0}{v_o} = \frac{1 - \frac{1}{A_V}}{X_C}$$

$$\frac{v_o}{Q_0} = \frac{X_C}{1 - \frac{1}{A_V}} \Rightarrow X_{C_{MO}} = \frac{X_C}{1 - \frac{1}{A_V}}$$

$$\frac{1}{2\pi f_{C_{MO}}} = \frac{1}{2\pi f_C \left(1 - \frac{1}{A_V}\right)}$$

Actually $A_V \gg 1 \Rightarrow C_{MO} = C$

04m

4c A transistor CE model has h-parameters
 $h_{ie} = 1.1 \text{ k}\Omega$ $h_{re} = 2 \times 10^{-4}$ $h_{fe} = 100$ and
 $h_{oe} = 25 \mu\text{A/V}$

CE mode h-parameters

$$h_{ib} = r_e = \frac{26 \text{ mV}}{I_e}$$

$$h_{fb} = -\alpha \approx -1$$

$$\Rightarrow h_{ib} = \frac{h_{ie}}{1+h_{fe}} = \frac{1100}{1+100} = 10.89 \Omega$$

$$h_{rb} = \frac{h_{re} \cdot h_{oe}}{1+h_{fe}} = \frac{1100 \times 25 \times 10^{-6}}{1+100} = 2.22 \times 10^{-5}$$


$$h_{fb} = \frac{-h_{fe}}{1+h_{fe}} = \frac{-100}{1+100} = -0.99$$

$$h_{ob} = \frac{h_{oe}}{1+h_{fe}} = \frac{25 \times 10^{-6}}{1+100} = 0.24 \times 10^{-6}$$

$$4 \times 1 \text{ m} = 4 \text{ n}$$


Q9 Expression for Z_i and A_i for Darlington emitter follower.

The direct coupling of two stage emitter follower or amplifiers. The cascade connection of two emitter followers is called Darlington connection.




Darlington emitter follower circuit

Assume load resistance R_L that $R_L \cdot h_{oe} \ll 0$. Approximate analysis of second stage.



The same circuit is redrawn making the collector common, i.e. h-equivalent common collector configuration.



Analysis of 2nd stage
 Current gain $A_{i2} = \frac{I_{e2}}{I_{b2}} = \frac{I_e}{I_b}$

$$= \frac{I_b + h_{fe} I_b}{I_b} = \frac{I_b(1 + h_{fe})}{I_b}$$

Input resistance $Z_{i2} (R_{i2}) = \frac{V_2}{I_{b2}}$

Applying KVL to outer loop
 $V_2 - I_{b2} \cdot h_{ie} - I_{e2} \cdot R_E = 0$

$V_2 = I_{b2} h_{ie} + I_{e2} R_E$ 0.2M


$$\frac{V_2}{\beta_{b2}} = R_{i2} = h_{re} + A_{i2} \cdot R_E \quad \left(\frac{I_{o2}}{\beta_{b2}} = A_{i2} \right) \quad \text{--- (2)}$$

$$\therefore R_{i2} = (1 + h_{re}) R_E \quad (h_{re} \ll (1 + h_{fe}) R_E) \quad \text{--- (3)}$$


Analysis of first stage

Input resistance of second stage R_{i2} is high
 $\therefore h_{ie} \cdot R_{i2} \ll 0.1$ does not meet. Hence exact

analysis



The circuit is redrawn making collector common



$$\therefore A_{i1} = \frac{\beta_{b2} \beta_{e1}}{\beta_{b1} \beta_b}$$

$$I_{e1} = (\beta_{b1} + \beta_{e1}) i_{b1}$$

$$I_{e1} = h_{fe} \beta_{b1} + h_{oe} v_{ce1}$$

$$= h_{fe} \beta_{b1} + h_{oe} (-\beta_{b2} R_{L1})$$

$$= h_{fe} \beta_{b1} + h_{oe} \beta_{e1} R_{L1}$$

Substitute β_{e1} in eqn (2), we get

$$\therefore I_{e1} = -(\beta_{b1} + h_{fe} \beta_{b1} + h_{oe} \beta_{e1} R_{L1}) = -\beta_{b1} - h_{fe} \beta_{b1} - h_{oe} \beta_{e1} R_{L1}$$

$$\frac{-\beta_{e1}}{\beta_{b1}} = \frac{1 + h_{fe}}{1 + h_{oe} R_{L1}} \quad (R_{L1} = (1 + h_{fe}) R_E)$$

$$\therefore A_{i1} = \frac{-\beta_{e1}}{\beta_{b1}} = \frac{1 + h_{fe}}{1 + h_{oe} (1 + h_{fe}) R_E} \quad \text{--- (5)}$$

Input resistance $R_i = Z_i$

Applying KVL to the outer loop

$$V_i - \beta_{b1} h_{ie} - h_{re} v_{ce1} + v_{ce1} = 0$$

$$V_i = \beta_{b1} h_{ie} + h_{oe} v_{ce1} - v_{ce1}$$

The term $h_{oe} v_{ce1}$ is negligible

$$= \beta_{b1} h_{ie} - (-\beta_{b2} R_{L1})$$

$$\geq \beta b_1 \cdot h_{ie} + \beta b_2 \cdot R_L$$

$$\rightarrow R_{i1} = h_{ie} + A_{i1} (1 + h_{fe}) R_E \quad \text{--- (6)}$$

$$\rightarrow R_{i1} = \frac{V_i}{\beta b_1} = h_{ie} + \frac{(1 + h_{fe})(1 + h_{fe}) \cdot R_E}{1 + h_{oe} \cdot h_{fe} R_E} \quad \text{--- (7)}$$

$$\therefore R_{i1} = \frac{(1 + h_{fe})^2 \cdot R_E}{1 + h_{oe} h_{fe} \cdot R_E} \quad \left(\because h_{ie} < \frac{(1 + h_{fe})^2 \cdot R_E}{1 + h_{oe} \cdot h_{fe} \cdot R_E} \right)$$

Current gain $A_i = A_{i1} \times A_{i2} = \frac{(1 + h_{fe})}{1 + h_{oe}(1 + h_{fe})R_E} \times \frac{(1 + h_{fe})}{1 + h_{oe}(1 + h_{fe})R_E}$ --- (8)


$$A_i = \frac{(1 + h_{fe})^2}{1 + h_{oe}(1 + h_{fe}) \cdot R_E} \quad \text{--- (10)}$$

--- 03

5b Need of Cascading

For faithful amplification amplifiers should have desired voltage gain, Current gain. It should not be source and output impedance with the load. This amplification cannot be achieved with the single stage. In such situation one stage are cascaded with another stage, such that input and output stages provides impedances matching requirements. middle stage provides the amplification. --- 03m

Two stage Cascade Amplifier: The output of the first stage is connected to the i/p of the second stage




v_{i1} is the input of the first stage, v_{o2} is the output of the second stage. $\therefore v_{o2}/v_{o1}$ is the overall voltage gain of the two stage amplifier

$$A_{v2} \quad v_{o2}/v_{i1} = \frac{v_{o2}}{v_{i2}} \times \frac{v_{i2}}{v_{i1}} \Rightarrow v_{o1} = v_{i2}$$

$$\therefore A_v = \frac{v_{o2}}{v_{i2}} \times \frac{v_{o1}}{v_{i1}} = A_{v2} \cdot A_{v1} \quad \text{--- (1) --- 03m}$$

voltage gain of the amplifier is the product of the voltage gains of two individual gain

5c. Cascade Amplifier: The gain of the amplifier is increased by connecting more number of stages in cascade



The overall resultant voltage gain of the overall stage amplifier is the product of voltage gains of the various stages

$$\therefore A_{v2} \cdot A_{v1} \cdot A_{v2} \dots A_{vn} \quad \text{--- (2) ---}$$

The voltage gain of the k^{th} stage is given by

$$A_{vk} = \frac{A_{ik} \cdot R_{Lk}}{R_{i'k}}$$

R_{Lk} is the effective load resistance of the k^{th} stage and $R_{i'k}$ is the i/p impedance of the k^{th} stage

39

General characteristics of Negative feedback ³⁷

voltage amplifiers

A → used to represent the transfer gain without feedback

A_f → used to represent transfer gain with feedback

$$A = \frac{X_o}{X_i} \text{ and } A_f = \frac{X_o}{X_s}$$

X_o → output voltage or output current

X_i → Input voltage or Input current

X_s → source voltage or source current

The negative feedback relation betⁿ X_i and X_s

$$X_i = X_s + (-X_f), \text{ where } X_f = \text{feedback voltage or feedback current}$$

$$A_f = \frac{X_o}{X_s} = \frac{X_o}{X_i + X_f}$$

Dividing by X_i to numerator and denominator

$$A_f = \frac{X_o/X_i}{(X_i + X_f)/X_i} = \frac{A}{1 + X_f/X_i} \quad (\because A = \frac{X_o}{X_i})$$

$$A_f = \frac{A}{1 + \beta A} \quad (\because \beta = \frac{X_f}{X_o})$$

— 0.2M

β → feedback factor
The voltage amplifier gain with Negative feedback is

$$A_f = \frac{A_v}{1 + A_v \beta} \times \frac{X_f}{X_o}$$


A_v → Open loop gain or gain without feedback

β → feedback factor.

0.2M

6b $A_{V1} = 10, A_{V2} = 20, A_{V3} = 40$

overall voltage gain
voltage gain in dB



— 0.2M

$$\therefore A_V = \frac{v_O}{v_{O3}} \times \frac{v_{O2}}{v_{O1}} \times \frac{v_{O1}}{v_I}$$

$$\left[\begin{array}{l} v_{O2} = v_{I3} \\ v_{O1} = v_{I2} \\ v_{O1} = v_I \end{array} \right] \text{--- 2M}$$

$$= A_{V3} \times A_{V2} \times A_{V1}$$

$$= 40 \times 20 \times 10$$

$$A_V = 8000$$

— 2M


$$\text{dB} = 20 \log 8000$$

$$= 20 \times 3.9$$

$$= 78.06 \text{ dB}$$

— 2M

6c voltage series feedback expression for output impedance:



- 2M

Voltage series topology with amplifier is replaced by Thevenin's model. A_v represents the open circuit voltage gain taking R_o into account. The i/p resistance with feedback given by

$$R_{if} = \frac{V_s}{I_i} \quad \text{--- ①}$$

- 0.2M

Applying KVL to the input side, we get

$$V_s = I_i \cdot R_i - V_f = 0$$

$$\therefore V_s = I_i R_i + V_f = I_i R_i + \beta V_o$$

The o/p voltage V_o is given by

$$V_o = \frac{A_v \cdot V_i \cdot R_L}{R_o + R_L} = A_v I_i R_i = A_v \cdot V_i \quad \text{--- 2M}$$

$$\& A_v = \frac{V_o}{V_i} = \frac{A_v \cdot R_L}{R_o + R_L}$$


$$\therefore V_s = I_i \cdot R_i + \beta A_v I_i \cdot R_i$$

$$\frac{V_s}{I_i} = R_i + \beta A_v \cdot R_i$$

$$R_{if} = R_i + (1 + \beta A_v) R_i$$

- 2M

Class B Push Pull Amplifier
 Push pull requires two transformers one as i/p transformer called driver transformer and other as o/p transformer called as o/p transformer.
 The i/p signal is applied to the primary of driver transformer. Both are centre tapped transformers. Push pull Class B amplifier circuit is given below.



Q_1 and Q_2 are n-p-n transistors. Both transistors are in common emitter configuration. The driver transformer driver the circuit. The primary of driver transformer is applied to the primary of driver transformer. Centre tap of the secondary transformer is grounded. Centre tap of the primary of output transformer is connected to the supply.

Voltage V_{ce}

Q_1 conducts for positive half cycle and produce for positive half cycle across the load. Q_2 conducts for the negative half cycle producing negative half cycle across the load

$$\text{DC power i/p} \rightarrow P_{dc} = \frac{I_{om}}{\pi} + \frac{I_{om}}{\pi} = \frac{2I_{om}}{\pi}$$

$$\therefore P_{dc} = V_{ce} \times P_{dc} = \frac{2I_{om}}{\pi} \times V_{ce} \quad \underline{\underline{2I_{om}}}$$

AC Power Output $V_{rms} = \frac{V_{om}}{\sqrt{2}}, I_{rms} = \frac{I_{om}}{\sqrt{2}}$

$$P_{ac} = V_{rms} \cdot I_{rms} = I_{om}^2 \times R_L' = \frac{V_{om}^2}{R_L'}$$

using the peak value $\therefore P_{ac} = \frac{I_{om} \cdot V_{om}}{\sqrt{2} \cdot \sqrt{2}} = \frac{I_{om}^2}{2}$

$$P_{ac} = \frac{I_{om}^2 R_L'}{2} = \frac{V_{om}^2}{2R_L'}$$

Efficiency $\therefore \eta = \frac{P_{ac}}{P_{dc}} \times 100 = \frac{\frac{I_{om} V_{om}}{2}}{\frac{2}{\pi} \cdot V_{ce} I_{om}} \times 100$

$$\therefore \eta = \frac{\pi}{4} \cdot \frac{V_{om}}{V_{ce}} \times 100$$


maximum efficiency $\therefore V_{om} = V_{ce}$ for max

value $\eta \therefore \eta = \frac{\pi}{4} \times \frac{V_{ce}}{V_{ce}} \times 100 = 78.5\%$

The maximum possible value of push pull class B amplifier is 78.5%.


7b classification of power Amplifiers.

Class A: The power amplifier is said to be class A amplifier if the Q point and i/p signal are selected such that output signal is obtained for full cycle



-2M


Class B: Power amplifier is said to be class B amplifier. If the Q point and i/p signal are selected such that o/p is obtained only for the one half cycle for the full input cycle



-2M


Class C amplifier : The power amplifier is said to be class C amplifier. If the Q point and i/p signals are selected such that output signals is obtained for less than half cycle for full input cycle.

Collector current flows less than 180°



2M

Class AB : The power amplifier is said to be class AB amplifier. If the Q point and i/p signals are selected such that the o/p signal obtained more than 180° but less than 360° for full i/p cycle



2M

7C A Class B - push pull amplifier $V_{CE} = 25V$, provide
 22V peak signal, to 8Ω load. Calculate.
 Circuit efficiency and power dissipation

$V_m = 22V$, $V_{CE} = 25V$, $R_L = 8\Omega$

$$P_{ac} = \frac{V_m \times V_{CE}}{\pi} = \frac{V_m^2}{2R_L} = \frac{(22)^2}{2 \times 8} = 30.25$$

$$P_{DC} = \frac{2}{\pi} \cdot V_{CE} \cdot V_m \quad - 2m$$

$$\therefore \eta = \frac{P_{ac}}{P_{DC}} \times 100 = \frac{30.25}{\frac{2}{\pi} \times 25 \times \frac{V_m}{R_L}}$$

$$= \frac{30.25}{\frac{2}{\pi} \times 25 \times \frac{22}{8}} = \frac{30.25}{43.767} \times 100$$

$$\therefore \eta = 0.6911 \times 100 = 69.11\%$$


power dissipation P_d

$$P_d = P_{DC} - P_{ac} = 43.767 - 30.25$$

$$= 13.512 \quad - 3m$$

89 Wein Bridge Oscillator : Generally an opamp stage introduces the 180° phase shift and feedback introduces 180° additional phase shift obtain the phase shift of 360° or 2π radians around loop.


Wein Bridge oscillator uses an inverting amplifier does not provide the phase shift. The total phase shift is 2π or 2π . The total phase shift around the loop is 2π .



-02M

The o/p of amplifier is applied between the terminal 1 & 3 which is the i/p to the feed back N/W & the terminal 2 and 4 are the o/p of feed back N/W. Two arm of the bridge R_1, C_1 in series and R_2, C_2 in parallel are called frequency

Sensitive approx. These two decides frequency of the oscillator. feed back n/w is called Lead-lag n/w.



$$Z_1 = R_1 + \frac{1}{j\omega C_1} = \frac{1 + j\omega R_1 C_1}{j\omega C_1}$$

$$Z_2 = R_2 \parallel \frac{1}{j\omega C_2} = \frac{R_2 \times \frac{1}{j\omega C_2}}{R_2 + \frac{1}{j\omega C_2}}$$

$$= \frac{R_2}{1 + j\omega R_2 C_2} \quad \text{--- (1)}$$

Replacing $j\omega = s$

$$I = \frac{V_{in}}{Z_1 + Z_2} \quad \text{--- (2)}$$

$$V_f = I \cdot Z_2 = \frac{V_{in} Z_2}{Z_1 + Z_2}$$

$$B = \frac{V_f}{V_{in}} = \frac{Z_2}{Z_1 + Z_2}$$

$$B = \left[\frac{R_2}{1 + sR_2C_2} \right]$$

$$= \frac{s C_1 R_1}{1 + s(R_1 C_1 + R_2 C_2 + C_1 R_2) + s^2 R_1 R_2 C_1 C_2}$$

Replacing s by $j\omega$, $s^2 = -\omega^2$

B = \frac{j\omega C_1 R_1}{(1 - \omega^2 R_1 R_2 C_1 C_2) + j\omega(R_1 C_1 + R_2 C_2 + C_1 R_2)}



Rationalizing and imaginary part zero

$$\omega^2 = \frac{1}{R_1 R_2 C_1 C_2} \Rightarrow \omega = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}$$

$$f_2 = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}} = \frac{1}{2\pi R_2} \quad \text{--- (4M)}$$

8b Crystal oscillator

Crystal oscillators are synthetically manufactured exhibiting piezoelectric effect. Under the influence of mechanical pressure the voltage generated across the opposite faces of the crystal by the applied mechanical force. The crystal vibrates. The ac voltage gets generated across it. Every crystal has its own resonating frequency. Crystal generates electrical signal of very constant frequency. A crystal oscillator is basically tuned circuit oscillator using piezoelectric crystal as its resonant tank circuit.



Capacitance existing due to the metal plates separated by a dielectric crystal slab, called mounting capacitance denoted by C_m or C . Internal frictional losses denoted by R . Inertia represented by an inductance L . In vibration condition, the stiffness represented by the capacitor C . The overall equivalent circuit is shown in above fig.

∴ The RLC form resonating circuit

$$f_0 = \frac{1}{2\pi\sqrt{LC}} \sqrt{\frac{Q^2}{1+Q^2}}$$

$Q \rightarrow$ Quality factor of Crystal

$$Q = \frac{\omega L}{R}$$

Q is high - 20000

∴ $\sqrt{\frac{Q^2}{1+Q^2}}$ approaches to 1

$$\therefore f_0 = \frac{1}{2\pi\sqrt{LC}}$$

- 4M

The crystal frequency inversely proportional to the thickness of the crystal

$f \propto \frac{1}{t}$, for high frequency thickness small. Crystal oscillators used upto 200 to 300 kHz

$L = 0.334 \text{ H}$, $C = 0.065 \text{ pF}$ and $R = 5.5 \text{ k}\Omega$

$$\therefore f_0 = \frac{1}{2\pi}$$

$$Q = \frac{\omega L}{R} = \frac{2\pi f \cdot L}{R}$$

$$\text{for } \sqrt{\frac{Q^2}{1+Q^2}} \approx 1$$

$$\therefore f_0 = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{0.334 \times 0.065 \text{ pF}}}$$

$$= \frac{1}{3.142 \sqrt{0.04 \times 10^{-12} \text{ F}}}$$

$$= 795.67 \text{ kHz}$$

- 2M

Q9 N-channel JFET

JFET of low frequency small signal. Drain to source current of JFET is controlled by gate to source voltage. The change in the drain current due to change in gate to source voltage


$$\therefore \Delta I_d = g_m \Delta V_{GS} \quad \text{--- (1)}$$

The relation between output and input is β in case of BJT and g_m in case of JFET

The another important parameter is drain output resistance

$$r_{od} = \left. \frac{\Delta V_{DS}}{\Delta I_D} \right|_{V_{GS} = \text{Constant}} \quad \text{--- (2)}$$

The output impedance z_o



Input is applied between the gate and source and output is taken from the drain and source. The common source fixed bias is shown in fig. Coupling capacitors C_1 and C_2 are used to isolate the dc from the applied ac signal. C_1 acts as a short circuit for ac analysis.


All Capacitors and dc supply voltages into short circuits and JFET with its low frequency equivalent circuit

The i/p impedance and the o/p impedance and voltage gain of the above

Input impedance $Z_i = R_G$

output impedance $Z_o =$, set $V_i = 0$, $V_{gs} = 0$

hence $g_m V_{gs} = 0$



$g_m \cdot V_{gs} = 0$, the current source to be replaced by an open circuit. The output impedance

$Z_o = R_D || r_{sd}$

resistance of a subtraction larger compared to R_D ($r_{sd} \gg R_D$)

$\therefore Z_o = R_D$

voltage gain $A_v = \frac{V_{ds}}{V_{gs}} = \frac{V_o}{V_i}$

From the circuit $V_o = -g_m V_{gs} \cdot (r_{sd} || R_D)$

$V_i = V_{gs} \therefore V_o = -g_m \cdot V_i \cdot (r_{sd} || R_D)$

$\therefore A_v = \frac{V_o}{V_i} = -g_m (r_{sd} || R_D)$


if $r_{sd} \gg R_D \therefore A_v = -g_m \cdot R_D$

Negative sign indicates there is a phase shift of 180° between input and output

06M

9b - Self bias FET $V_{DD} = 12V$, $R_D = 2.2k\Omega$
 $R_G = 1M\Omega$, $R_S = 1k\Omega$ $I_{DSS} = 8mA$, $V_p = -4V$

- (i) $V_{GS} = 0$ (ii) $I_D = 9$ (iii) $V_{DS} = 9$ (iv) $V_S = 9$ (v) $V_G = 9$
 (vi) $V_D = 9$



$I_D =$

$$(ii) I_D = I_{DSS} \left(1 + \frac{I_D R_S}{V_p} \right)^2$$

$$= 8 \times 10^{-3} \left(1 + \frac{I_D R_S}{V_p} \right)^2$$

$$I_D = 8 \times 10^{-3} - 4 I_D + 500 I_D^2$$

$$\Rightarrow 500 I_D^2 - 5 I_D + 8 \times 10^{-3} = 0$$

$$\Rightarrow I_D = 8mA \approx 2mA$$

I_D can not have I_{DSS} , $\therefore I_D = 2mA$

$$V_{GSQ} = -I_D R_S = -2 \times 10^{-3} \times 1 \times 10^3 = -2V$$

$$(iv) V_{GS} = V_S = I_D R_S = 2 \times 10^{-3} \times 1 \times 10^3 = 2V$$

$$(iii) V_{DS} = V_{DD} - I_D (R_D + R_S)$$

$$= 12 - 2 \times 10^{-3} (2.2 \times 10^3 + 1 \times 10^3) = 12 - 6.4 = 5.6V$$

$$\Rightarrow V_D = V_{DS} + V_S = 5.6 + 2 = 7.6V$$

$$V_G = 0$$

$$\therefore V_{GS} = -2, I_D = 2mA, V_{DS} = 5.6V, V_S = 2V$$

$$V_G = 0, V_D = 7.6V$$

(i) g_m

$$g_{mo} = \frac{2 I_{DSS}}{|V_p|} = \frac{2 \times 8 \times 10^{-3}}{4}$$

$$= 4 \times 10^{-3} = 4mS$$

$$g_m = g_{mo} \left(1 - \frac{V_{GSQ}}{V_p} \right)$$



$$= 4 \times 10^{-3} \left(1 - \left(\frac{-2}{-4} \right) \right)$$

$$= 4 \times 10^{-3} \times 3 \quad [V_{GS} = -2]$$



$$= 12 \times 10^{-3} = 12mS$$

$\underline{\underline{4m}}$

109 n-channel depletion layer MOSFET 33



It is exactly similar to the JFET. The only difference is that in the depletion layer MOSFET V_{GS} is positive for n-channel and negative for p-channel MOSFET.



— 04m

∴ Input impedance $Z_i = R_g$

output impedance $Z_o = r_{d'} \parallel R_D$

$$\therefore Z_o' = \frac{v_o}{i_o} \Big|_{v_i=0}$$

Apply KVL to the o/p circuit

$$v_o = (i_d - g_m \cdot v_{gs}) r_{d'} + i_d \cdot R_D$$

Applying KVL to the i/p circuit

$$v_{gs} = v_{in} - i_d \cdot R_g, \quad v_{in} = 0$$

$$\therefore v_{gs} = -i_d \cdot R_g$$

Substitute the value of v_{gs}

$$v_o = [(i_d - g_m(-i_d \cdot R_g)) r_{d'}] + (i_d \cdot R_D) = i_d (r_{d'} + g_m R_g r_{d'} + R_D)$$

$$Z_o' = \frac{v_o}{i_d} = r_{d'} + g_m R_g r_{d'} + R_D$$

— 02m

$$l_l = g_m R_d$$

$$\therefore Z_o' = r_{od} + R_e (l_l + 1)$$


$$\therefore Z_o = Z_o' \parallel R_D = ([r_{od} + R_e (l_l + 1)]) \parallel R_D$$

voltage gain $A_v = \frac{v_o}{v_i}$, $v_o = -R_d \cdot R_D$

Apply the KVL to the output-circuit

$$(R_d - g_m v_{gs}) r_{od} + R_d \cdot R_e + R_d \cdot R_D = 0$$

$$v_{gs} = v_i - R_e \cdot R_d$$



Substituting value of v_{gs}

$$\Rightarrow R_d (r_{od} + R_e + R_D + g_m R_e \cdot r_{od}) = g_m v_i r_{od}$$

$$\Rightarrow R_d = \frac{g_m v_i r_{od}}{r_{od} + R_e + R_D + g_m R_e \cdot r_{od}}$$

$$\Rightarrow v_o = \frac{-g_m v_i r_{od}}{r_{od} + R_e + R_D + g_m R_e \cdot r_{od}}$$

$$A_v = \frac{v_o}{v_i} = \frac{-g_m R_D}{1 + g_m R_e + \frac{R_e + R_D}{r_{od}}}$$

$$\gg R_e + R_D$$

$$\Rightarrow A_v = \frac{v_o}{v_i} = \frac{-g_m R_D}{1 + g_m R_e}$$

— 0.4 m



10.6 Expressions for the V_{GS} , I_D , V_{DS} and V_S for an n-channel JFET with voltage divider bias

n-channel JFET with voltage divider bias
 voltage at the source of JFET is more positive than the voltage at the gate in order to keep the gate-source junction reverse biased

The source voltage is $V_S = I_D \cdot R_S$

The gate voltage is set by R_1 and R_2 as expressed using the voltage divider formula.

$$V_G = \left(\frac{R_2}{R_1 + R_2} \right) \cdot V_{DD} \quad \dots \quad I_G = 0$$



DC analysis: Apply the KVL to the i/p circuit

$$V_G - V_{GS} - V_S = 0$$

$$\Rightarrow V_{GS} = V_G - V_S = V_G - I_S \cdot R_S = V_G - I_D \cdot R_S \quad (I_S = I_D)$$

$$\Rightarrow V_{GS} = V_G - I_D R_S$$

Apply the KVL to the out put circuit,

$$-V_{DD} + I_D \cdot R_D + V_S - V_{DD} = 0$$

$$V_{DS} = V_{DD} - I_D R_D - I_D R_S \quad \dots \quad \underline{\underline{03}}$$

$$= V_{DD} - I_D (R_D + R_S)$$

Q. Point of JFET amplifier using the voltage divider is given by

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$


and $V_{DSQ} = V_{DD} - I_D \cdot (R_D + R_S)$


$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$V_S = I_D \cdot R_S$$

For valid I_D V_{GS} must be positive — 4m

(~~12-03-2022~~
12-03-2022
(K.m. Wadsworth))


15/03/2022


15/3/22
Dean, Academics.