

**CBGS SCHEME**

LSN

18EE34

**Third Semester B.E. Degree Examination, Dec.2019/Jan.2020  
Analog Electronics Circuits**

Time: 3 hrs.

Max. Marks: 100

*Note: Answer any FIVE full questions, choosing ONE full question from each module.***Module-1**

1. a. Draw a double ended clipper circuit and explain the working principle with transfer characteristics. (10 Marks)  
 b. Draw and explain the working of clamper circuit which clamps the positive peak of a signal to zero. (10 Marks)

**OR**

2. a. Derive the expression for stability factors  $S'$  and  $S''$  for fixed bias circuit. (08 Marks)  
 b. A voltage divider biased circuit has  $R_1 = 39K\Omega$ ,  $R_2 = 22K\Omega$ ,  $R_C = 3.3K\Omega$ ,  $R_L = 1K\Omega$  and  $V_{CC} = 18V$ . The silicon transistor used has  $\beta = 120$ . Find Q-point and stability factor. (07 Marks)  
 c. Explain the operation of transistor as switch with suitable circuit and necessary waveforms. (05 Marks)

**Module-2**

3. a. State and prove Millers theorem. (06 Marks)  
 b. Compare the characteristics of CB, CE and CC configurations. (06 Marks)  
 c. For the collector feedback configuration having  $R_F = 180K\Omega$ ,  $R_C = 2.7K\Omega$ ,  $C_1 = 10\mu F$ ,  $C_2 = 10\mu F$ ,  $\beta = 200$ ,  $r_o = 2\Omega$  and  $V_{CC} = 9$  volts. Determine the following parameters:  
 i)  $r_e$     ii)  $Z_i$     iii)  $Z_o$     iv)  $A_v$  (08 Marks)

**OR**

4. a. Derive suitable expression to explain the effect of cascading of amplifiers on lower and upper cut off frequencies. (08 Marks)  
 b. Derive equations for miller input capacitance and miller output capacitance. (08 Marks)  
 c. A transistor in CE mode has h-parameters  $h_{re} = 1.1K\Omega$ ,  $h_{ce} = 2 \times 10^4$ ,  $h_{ie} = 100$  and  $h_{oe} = 25\mu A/V$ . Determine the equivalent CB parameters. (04 Marks)

**Module-3**

5. a. Derive expression for  $Z_i$  and  $A_v$  for a Darlington Emitter follower circuit. (10 Marks)  
 b. Explain the need of a cascading amplifier. Draw and explain the block diagram of two stage cascade amplifier. (06 Marks)  
 c. Write a note on cascade amplifier. (04 Marks)

18EE34

**OR**

- 6 a. List the general characteristics of negative feedback amplifier. (04 Marks)  
 b. A given amplifier arrangement has the following voltage gain  $A_V_1 = 10$ ,  $A_V_2 = 20$  and  $A_V_3 = 40$ . Calculate the overall voltage gain and determine the total voltage gain in dB. (06 Marks)  
 c. For the voltage series feedback amplifier. Derive an expression for output impedance (Resistance). (08 Marks)

**Module-4**

- 7 a. Show that maximum efficiency of class-B push pull amplifier (power amplifier) circuit is 78.54%. (08 Marks)  
 b. Explain the classification of power amplifier with a neat circuit diagram and waveforms. (07 Marks)  
 c. A class-B push pull amplifier operating with  $V_{CC} = 25V$  provides a 22V peak signal to  $8\Omega$  load. Calculate the circuit efficiency and power dissipated per transistor. (05 Marks)

**OR**

- 8 a. Draw the circuit of wein bridge oscillator and explain its operation. (10 Marks)  
 b. With a neat circuit diagram and waveform, explain the working principle of crystal oscillator operating in series resonant mode. A crystal has the following parameters  $L = 0.3341H$ ,  $C = 0.065pF$  and  $R = 5.5K\Omega$ . Calculate its resonant frequency. (10 Marks)

**Module-5**

- 9 a. With the help of neat diagram, explain the working and characteristics of N-channel JFET. (10 Marks)  
 b. For a self bias JFET circuit,  $V_{DD} = +12V$ ,  $R_D = 2.2K\Omega$ ,  $R_G = 1M\Omega$ ,  $R_S = 1K\Omega$ ,  $I_{DSS} = 3mA$ ,  $V_P = -4$  Volts. Determine the following parameters: i)  $V_{GS}$  ii)  $I_D$  iii)  $V_{DS}$  iv)  $V_S$  v)  $V_G$  vi)  $V_D$  (10 Marks)

**OR**

- 10 a. With neat sketches, explain the operation and characteristics of n-channel depletion type MOSFET. (10 Marks)  
 b. Derive expression for  $V_{GS}$ ,  $I_D$ ,  $V_{DS}$ ,  $V_D$  and  $V_S$  for a voltage divider bias circuit using FET. (10 Marks)

\*\*\*\*\*

2 of 2


# Analog Electronics Circuits 18EE34

33

Jan 2020

## 1a Double ended clipper circuit

Clip off the portions of both positive and Neg half cycles of the i/p. Two way parallel clip shown in fig



$$v_{in} = V_m \sin \omega t$$

The diode  $D_1$  and  $D_2$  are ideal diodes.

- 2M


Positive half cycle of input :  $v_{in} > V_1$ , then diode  $D_1$  becomes forward biased and Conducts. while  $D_2$  reverse biased for the entire Positive ha cycle of the i/p

when  $v_{in} < V_1$ ,  $D_1$  and  $D_2$  are off, &  $v_o = v_{in}$   
 $v_{in} > V_1$   $D_1$  is ON,  $D_2$  is OFF &  $v_o = V_1$

Negative half cycle of the input: As long as  $v_{in}$  is greater than  $V_2$ , the diode  $D_2$  remains reverse biased.  $D_1$  remains off for entire negative half cycle of the i/p.  $\therefore v_o = V_2$

when  $v_{in}$  becomes less than  $V_2$ . The diode  $D_2$  becomes forward biased and Conducts. The diode  $D_1$  is OFF  $\therefore v_o = V_2$ . The O/P is negative as  $V_2$  are opposite to that of  $V_1$

- 4n




Wave form <sup>OFF</sup> for two way clippers.  
Transfer characteristics for the two way clippers

$$V_o = V_{in} \text{ for } V_{in} < V_1 \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{ Positive cycle}$$

$$V_o = V_1 \text{ for } V_{in} > V_1$$


$$\begin{aligned} V_o &= V_{in} && \text{for } V_{in} > V_2 \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{ Negative cycle.} \\ V_o &= V_2 && \text{for } V_{in} < V_2 \end{aligned}$$



→ 2M

1b Clamper Circuit - Positive Peak Signal <sup>37</sup>, to zero is Negative Clamper - which adds the negative level to the ac o/p.

It consists of capacitor C, ideal diode D or load resistance  $R_L$ , as shown in fig



Assume

D is ideal diode  
 $C = R_L$  to be very large.

- 2m

During first quarter of positive cycle of input voltage  $V_i$ , the capacitor gets charged through the forward biased diode D, up to the maximum value of  $V_{om}$  of the o/p signal. The capacitor charging is almost instantaneous by selecting the proper value of C and  $R_L$  in the circuit. Capacitor once charged to  $V_{om}$  as a battery of voltage  $V_{om}$



- 4m

When D is on the o/p voltage  $V_d$  is zero. As o/p voltage decreases after attaining the maximum value  $V_{om}$  the capacitor charged to  $V_{om}$  will discharge below zero reverse biased.

The Capacitor holds entire charge as  $V_C = V_m$  39  
 the O/P voltage  $V_o = V_i - V_c = V_i - V_m$

In the negative half cycle of  $V_i$ , the diode  $D_M$  remains reverse biased. The capacitor starts discharging through the resistance  $R_L$ . As the time Constant  $R_L C$  is very large it can be approximated that capacitor holds all its charge and so is charged to  $V_m$ . Hence it can be written



$$V_o = V_i - V_c = V_i - V_m \text{ for negative half cycle}$$

$$V_o = -V_m \text{ for } V_i > 0$$

$$V_o = 0 \text{ for } V_i = V_m$$
2 M

$$V_o = -2V_m \text{ for } V_i = -V_m$$

The i/p and o/p waveforms are shown in fig

2 M

29

Expression for Stability factor  $s'$  and  $s''$  for fixed bias circuit.

Biasing provides the stability on  $I_e$  against the variation of  $R_{CO}$ ,  $\beta$  and  $V_{BE}$ .

Stability factor provides the change in operating point due to variation in temperature.

$$\textcircled{I} s' = \frac{\Delta I_e}{\Delta I_{CO}} \quad | V_{BE}, \beta \text{ constant} = s_{CO} \quad \textcircled{II} S(V_{BE}) = \frac{\Delta I_e}{\Delta V_{BE}} \quad | R_{CO}, \beta \text{ constant}$$

Fixed bias Stability factor ( $s_{CO}$ )

$\therefore \beta_B = \frac{V_{CE}}{R_B}$ , when  $\beta_B$  changes by  $\Delta \beta_B$ ,  $V_C$  and  $V_{BE}$  are unaffected

$\therefore s_{CO}$  for Common emitter Configuration

$$I_e = \beta_B I_B + R_{CO} = \beta_B I_B + (1 + \beta) R_{CO} \quad \textcircled{1}$$

$R_{CO}$  changes by  $\Delta R_{CO}$ ,  $I_B$  changes by  $\Delta I_B$  and  $I_e$  changes by  $\Delta I_e$ . The above eqn  $\textcircled{1}$  becomes

$$\Delta I_e = \beta_B \Delta I_B + (1 + \beta) \Delta R_{CO}$$

$$1 - \frac{\beta_B \Delta I_B}{\Delta I_e} = \frac{(1 + \beta) \Delta R_{CO}}{\Delta I_e}$$

$$1 - \frac{\beta_B \Delta I_B}{\Delta I_e} = (1 + \beta) \frac{\Delta R_{CO}}{\Delta I_e}$$

$$\therefore \frac{\Delta R_{CO}}{\Delta I_e} = \frac{1 - \beta}{(1 + \beta)} \left( \frac{\Delta I_B}{\Delta I_e} \right)$$

$$S_{CO} = \frac{\Delta I_e}{\Delta R_{CO}} = \frac{(1 + \beta)}{1 - \beta} \quad \textcircled{4m}$$

$$\therefore S_{CO} = \frac{1 + \beta}{1 - \beta \left( \frac{\Delta I_B}{\Delta I_e} \right)} = \frac{1 + \beta}{1} \quad \left( \frac{\Delta I_B}{\Delta I_e} \approx 0 \right) \quad \textcircled{2}$$

Stability factor  $S(V_{BE}) = \frac{\Delta I_c}{\Delta V_{BE}} \mid I_C \text{ constant}$

We know that  $\Delta I_c = \beta I_B + (\beta+1) I_{CBO}$

represent  $I_B$  in terms of  $V_{BE}$  we get

$$\Delta I_c = \frac{\beta (V_{CE} - V_{BE})}{R_B} + (\beta+1) \Delta I_{CBO} = \frac{\beta V_{CE}}{R_B} - \frac{\beta - V_{BE}}{R_B} + \frac{(\beta+1)}{\beta} \Delta I_{CBO}$$

$$\therefore \frac{\Delta I_c}{\Delta V_{BE}} = 0 - \frac{\beta}{R_B} + 0 = -\frac{\beta}{R_B} = S(V_{BE}) \approx 1$$

Relation between  $S(I_{C0})$  and  $S(V_{BE})$

We know that  $S(I_{C0}) = 1 + \beta \leq S(V_{BE}) - \frac{\beta}{R_B}$

Multiplying numerator and denominator by  $(1+\beta)$  we get

$$S(V_{BE}) = \frac{-\beta(1+\beta)}{R_B(1+\beta)} \quad - 4m$$

$$S(V_{BE}) = \frac{-\beta(S_{I_{C0}})}{R_B(1+\beta)} \quad [ \because S_{I_{C0}} = (1+\beta) ]$$

Stability factor  $S_B$ .  $S_B = \frac{\Delta I_c}{\Delta B} \mid V_{BE}, I_{C0} \text{ constant}$


$$\Delta I_c = \frac{\beta V_{CE}}{R_B} - \frac{\beta V_{BE}}{R_B} + (\beta+1) \Delta I_{CBO}$$

$$\frac{\Delta I_c}{\Delta B} = \left( \frac{V_{CE}}{R_B} - \frac{V_{BE}}{R_B} \right) + \Delta I_{CBO} = S_B + \Delta I_{CBO} = \frac{\Delta I_c}{\beta}$$

$$\therefore S_B = \frac{\Delta I_c}{\Delta B} = \frac{\Delta I_c}{\beta} \quad \therefore I_B = \frac{\Delta I_c}{\beta} \quad \& \quad S_B \gg \Delta I_{CBO}$$

2b Voltage divider bias  $R_1 = 39\text{k}\Omega$ ,  $R_2 = 82\text{k}\Omega$   
 $R_C = 3.3\text{k}\Omega$ ,  $R_E = 1\text{k}\Omega$  and  $V_{CE} = 18\text{V}$ ,  $\beta = 120$

Q Power and Stability factors -



$$R_{Th} = R_1 \parallel R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

$$= \frac{3198}{121} = 26.43\text{k}\Omega$$

$$E_{Th} = \frac{R_2 V_{CE}}{R_1 + R_2} = \frac{1476}{121}$$

$$= 12.19\text{V}$$

$$\begin{aligned} \delta_B &= \frac{E_{Th} - V_{BE}}{R_{Th} + (\beta + 1) \cdot R_E} - 4 \\ &= \frac{12.19 - 0.7}{26.43\text{k} + (121)1\text{k}} \\ &= 7.79\text{mA} \end{aligned}$$

$$\delta_c = \beta \cdot \delta_B = 0.938\text{mA}$$

$$\begin{aligned} V_{CE0} &= V_{CE} - \delta_c (R_C + R_E) = 18 - (0.938)(3.3 + 1) \\ &= 18 - 0.938(4.3) = 13.967\text{V} \end{aligned}$$

$$Q \text{ Power} = (V_{CE}, \delta_c) = (13.967, 0.938)$$

$$\begin{aligned} S(V_{BE}) &= \frac{-\beta / R_E}{\beta + R_{Th} / R_E} = \frac{-120 / 1\text{k}\Omega}{120 + 26.43\text{k}\Omega / 1\text{k}\Omega} \\ &= -0.82 \times 10^{-3} \end{aligned}$$

- GBM


## 2C Transistor as a Switch.

BJT as a switch it operates in two regions


- ① Cut-off ② Saturation

For Cut-off region both the junctions of transistors are reverse biased. Only zero current flows. No current flows through the transistor in Cut-off region. It acts as an open switch.


In Saturation region both junctions are forward biased at  $V_{CE(Sat)}$ . Collector current is large and is controlled by external source connected in collector circuit.  $V_{CE(Sat)}$  ranges from 0.2 to 0.3 V and can be neglected w.r.t supplied voltage,  $V_{CE}$  for CE configuration is zero in saturation region. Then it acts as a closed switch. It is shown in below fig.




Saturation region



Closed switch




Cut-off region



Open switch

39 Miller's theorem: Miller's theorem is used for converting any circuit having the configuration of common impedance b/w i/p and o/p to another configuration of separate impedance for input and output. Miller's theorem simplifies the circuit for analysis of input impedance and output impedance.



$Z$  is the impedance connected between i/p and output node 1 and node 2. It is replaced by two separate impedances  $Z_1$ ,  $Z_2$

$Z_1$  is connected between node 1 and ~~ground~~ ground.  $Z_2$  is connected between node 2 and ground.  $V_1$  and  $V_2$  are voltages at node 1 and node 2 respectively. The  $Z_1$  and  $Z_2$  are derived from the ratio of  $V_o$  and  $V_i$  ( $\frac{V_o}{V_i}$ ) is gain denoted by  $k$ .

$$Z_1 = \frac{V_i}{k}, \quad k = \frac{V_i - V_o}{Z} = \frac{V_i [1 - \frac{V_o}{V_i}]}{Z}$$

$$= \frac{V_i [1 - k]}{Z} \quad \therefore Z_1 = \frac{Z}{1 - k}$$

$$Z_2 = \frac{V_o}{I}$$

$$\text{where } \beta = \frac{V_o - V_i}{Z} = \frac{V_o \left[ 1 - \frac{V_i}{V_o} \right]}{Z}$$

$$= \frac{V_o \left[ 1 - \frac{1}{K} \right]}{Z}$$

$$= \frac{V_o \left[ \frac{K-1}{K} \right]}{Z}$$

$$\therefore Z_2 = \frac{V_o}{I} = \frac{N}{\frac{(K-1)}{K}}$$

$$= \frac{NK}{K-1} \quad \left[ \frac{V_o}{V_i} = A_v = K \right]$$

- 3M

### 3b) Characteristics of CB, CE and CC Configurations.

① Input resistance

	CB	CE	CC
① Input resistance	Very low $\approx 5\Omega$	Low ( $k\Omega$ )	High ( $M\Omega$ )
② Output resistance	Very high ( $M\Omega$ )	High ( $40k\Omega$ ) Low ( $50\Omega$ )	
③ Input Current	$I_E$	$I_B$	$I_B$
④ Output Current	$I_C$	$I_E$	$I_E$
⑤ Input voltage applied between Emitter & Base		Base & Emitter	Base & Collector
⑥ Output voltage taken between Collector & Base		Collector & Emitter	Emitter & Collector
⑦ Current amplification factor	$\alpha_{de} = \frac{I_E}{I_B}$	$B_{dc} = \frac{I_E}{I_B}$	$\frac{I_E}{I_B}$
⑧ Current gain	Constant	High (20 to few hundred)	High (20 to few hundred)
⑨ Voltage gain	Medium	medium	Low
⑩ Applications	Input of multi stage amplifiers	Audio signal Amplification	Impedance matching

6x1M


= 6

3c for a Collector feedback configuration  $R_{PZ}$  21

$$R_C = 2.7 \text{ k}\Omega, C_1 = 10 \text{ nF}, C_2 = 10 \mu\text{F}, B = 200$$

$$\infty = \infty \Omega, V_{CE} = 9 \text{ Volts}, \textcircled{1} \gamma_e = 9, \textcircled{11} 2i = 9.$$

$$\textcircled{11} 2o \text{ and } \textcircled{14} AV = 9$$



Collector feedback Config  
ation

$$\beta_B = \frac{V_{CE} - V_{BE}}{R_P + B R_C}$$

$$= \frac{9 - 0.7}{200 \text{ k} \times 2.7 \times 180 \text{ k}}$$

$$= 11.53 \text{ mA} \quad - \underline{3m}$$

$$\gamma_{E2}(\beta+1)\beta_B = 2.32 \text{ mA}$$

$$\gamma_e = \frac{26 \text{ mV}}{\gamma_E} = \frac{26 \text{ mV}}{2.32 \text{ mA}} = 11.21 \text{ } \cancel{\text{mA}} \quad - \underline{2m}$$

$$2i = \frac{\gamma_e}{\frac{1}{\beta} + \frac{R_E}{R_C + R_P}} = \frac{11.21}{\frac{1}{180} + \frac{2.7 \text{ k}}{2.7 \text{ k} + 200}} = 566.16 \text{ mA}$$

$$2o = R_C || R_P = \frac{2.7 \times 180 \text{ k}}{2.7 \text{ k} + 18 \text{ k}} = 2.66 \text{ k}\Omega$$

$$AV = -\frac{R_C}{\gamma_e} = -\frac{2.7 \text{ k}\Omega}{11.21 \text{ mA}} = -240.86 \quad - \underline{03m}$$

4a Expressions for explaining the effect of cascading of amplifiers on lower and upper cut-off frequencies.

Frequency response of the multi-stage amplifier is always less than that of the bandwidth of single stage amplifiers.

Low Cut-off frequency. The overall voltage gain at lower cut-off frequency

$$A_{v-low} = A_{v1} \times A_{v2} \dots \times A_{vn} = (A_{v-low})^n$$

$\Rightarrow$  number of cascaded stages.


$$\left[ \frac{A_{v-low}}{A_{v-mid}} \right]_{\text{overall}} = \left[ \frac{A_{v-low}}{A_{v-round}} \right]^n = \frac{1}{1 - j \left( \frac{f_1}{f_c} \right)^n}$$

$$\frac{1}{r_2} = \frac{1}{\sqrt{[1 + (f_1/f_{c-low})^2]^n}}, \quad f_{c-low} = \sqrt{\frac{f_1}{2 \pi - 1}}$$

High Cut-off frequency

$$A_v = \frac{V_{out}}{V_{in}} \quad [ V_o = \frac{-jX_C}{R-jX_C} V_{in} ]$$

$$= \frac{1}{1 + j(R_w C)}$$



$$A_v = \frac{1}{1 + j(2\pi f C R)} = \frac{1}{1 + j(G_f / f_2)} \quad (A_v = \frac{1}{(1 + (f/f_2))^2})$$

$$f_2 = \frac{1}{2\pi R C}$$

$$\therefore A_{v-high}/A_{v-round} = 1/r_2 = \frac{1}{\sqrt{[1 + (f_{c-high}/f_2)^2]^n}}$$

$$\therefore f_{c-high} = f_2 \sqrt{\frac{1}{2\pi - 1}}$$

11  
21

The cut-off frequencies for cascaded D or from  $f_{c1}$  and  $f_{c2}$


$$f_{c\text{-low}} = \frac{f_{c1}}{\sqrt{2^n - 1}}, f_{c\text{-high}} = f_{c2} \sqrt{2^{1-n} - 1}$$

$$\text{B.W} = f_{c\text{high}} - f_{c\text{low}}$$


Each stage has different lower and upper critical frequencies.

Lower Critical frequency  $f_{cl}$ , upper cut off frequency  $f_{cu}$  — 0.4 fm

46 In the high frequency analysis of transistor  
 split the capacitance between input (base or gate) and output (Collector or drain). This is derived using Miller theorem as shown in the fig



$C_{CAV+1}$



$C_{CAV1}$

$A_v$  represents the voltage gain of the amplifier  
 $C$  represents either  $c_{be}$  or  $c_{gd}$

Applying KCL for  $\text{fig ①}$   $I_i = I_1 + I_2 \quad \text{①}$

where  $I_i = \frac{v_i}{Z_i}$  and  $I_1 = \frac{v_i}{R_i}$

&  $I_2 = \frac{v_i - v_o}{X_C} = \frac{v_i - A_v \cdot v_i}{X_C} = \frac{(1 - A_v) v_i}{X_C}$

Substituting value of  $I_2$

$$I_i = \frac{v_i}{Z_i} = \frac{v_i}{R_i} + \frac{(1 - A_v) v_i}{X_C} \Rightarrow \frac{1}{Z_i} = \frac{1}{R_i} + \frac{(1 - A_v)}{X_C}$$

$$\frac{1}{Z_i} = \frac{1}{R_i} + \frac{1}{X_{CM}} \quad \text{where } X_{CM} = \frac{X_C}{(1 - A_v)}$$

$$X_{CM} = \frac{X_C}{(1 - A_v)} \Rightarrow \frac{1}{2\pi f_{CM}} = \frac{1}{(1 - A_v) (2\pi f_C)}$$


$$\frac{1}{f_{CM}} = \frac{1}{(1 - A_v) \cdot C}$$

Let us consider the circuit

Apply KCL

$$S_0 = S_1 + S_2$$

- QAM



$$Z_1 = \frac{V_o}{R_o} \text{ and } Z_2 = \frac{V_o - V_i}{X_C}$$

$R_o \rightarrow$  sufficiently large ignore the first of

$$\begin{aligned} \therefore Z_o &= \frac{V_o - V_i}{X_C} = \frac{V_o - \frac{V_o}{A_v}}{X_C} \\ &= \frac{V_o(1 - 1/A_v)}{X_C} \end{aligned}$$

$$\frac{Z_o}{V_o} = \frac{1 - 1/A_v}{X_C}$$

$$\frac{V_o}{Z_o} = \frac{X_C}{1 - 1/A_v} \Rightarrow X_{Cm0} = \frac{X_C}{1 - 1/A_v}$$

$$\frac{1}{2\pi f C_{m0}} = \frac{1}{2\pi f C(1 - 1/A_v)}$$

Usually  $A_v \gg 1 \quad \therefore C_{m0} = C$

04m

4c A transistor  $CE$  model has h-parameters  
 $h_{ie} = 1.1 \text{ k}\Omega$ ,  $h_{re} = 2 \times 10^4$ ,  $h_{fe} = 100$  and  
 $h_{oe} = 25 \text{ mA/V}$

$CB$  mode h-parameters

$$h_{ib} = \alpha_e = \frac{26 \text{ mV}}{8 \text{ e}}$$

$$h_{fb} = -\alpha \approx -1$$

$$\therefore h_{rb} = \frac{h_{ie}}{1+h_{fe}} = \frac{100}{1+100} = 10.89 \Omega$$

$$h_{ab} = \frac{h_{ie} \cdot h_{oe}}{1+h_{fe}} = \frac{100 \times 25 \times 10^6}{1+100} = 2.22 \times 10^5$$


$$h_{fb} = -\frac{h_{fe}}{1+h_{fe}} = -\frac{100}{1+100} = -0.099$$

$$h_{ob} = \frac{h_{oe}}{1+h_{fe}} = \frac{25 \times 10^6}{1+100} = 0.24 \times 10^6$$

$4 \times 1 \text{ m}^2 \text{ for}$

S9 Expression for  $Z_{in}$  and  $A_i$  for Darlington emitter followers. 29

The direct coupling of two stage emitter follower amplifiers. The cascade connection of two emitter followers is called Darlington Connection.




Darlington emitter follower Circuit


$$- \frac{2M}{2}$$

Assume load resistance  $R_L$  such that  $R_L \cdot h_{oe} < 10$ .

Approximate analysis of second stage.



The same circuit is seen making the collector common, i.e., h-equivalent common collector configuration.



Analysis of 2nd stage

$$\text{Current gain } A_{i2} = \frac{g_o}{h_{f2}} = \frac{g_e}{h_{f2}}$$

$$= \frac{g_b + h_{fe}g_b}{g_b} = \frac{g_b(1 + h_{fe})}{g_b}$$

$$A_{i2} \approx 1 + h_{fe}$$

$$\text{Input resistance } Z_{in}(R_{i2}) = \frac{V_2}{g_{b2}}$$

Applying KVL to outer loop

$$V_2 - g_{b2} \cdot h_{ie} - g_o \cdot R_E = 0$$

$$V_2 = g_{b2} h_{ie} + g_o R_E \quad - \underline{\underline{0.2m}}$$


$$\frac{V_2}{R_{b2}} = R_{i2} = h_{ie} + A_{i2} \cdot R_E \quad \left( \frac{R_E}{R_{b2}} \gg A_{i2} \right) \text{31}$$

$$\therefore R_{i2} = (1+h_{ie}) R_E \quad (h_{ie} \ll (1+h_{fe}) \cdot R_E) \quad \text{32}$$

Analysis of first stage

Input resistance of second stage  $R_{i2}$  is high

$\therefore h_{ie} \cdot R_{i2} \ll 0.1$  does not meet. Hence exact analysis



$\therefore$  The circuit is shown making collector common  
 $\therefore A_{i1} = \frac{R_{L1}}{R_{B1}} = \frac{R_E}{R_{B1}}$

$I_{E1} = (I_{B1} + I_{C1})_{\text{eq}}$

$$I_{E1} = h_{fe} \cdot I_{B1} + h_{oe} \cdot V_{CE1}$$

$$= h_{fe} R_{B1} + h_{oe} (-R_{B2} \cdot R_L)$$

$$= h_{fe} R_{B1} + h_{oe} R_E \cdot R_L$$

Substitute  $R_L$  in eq ④, we get

$$\therefore I_{E1} = -(R_{B1} + h_{fe} R_{B1} + h_{oe} \cdot I_{E2} \cdot R_L) = -R_{B1} - h_{fe} R_{B1} - h_{oe} R_E \cdot R_L$$

$$-\frac{I_{E1}}{R_{B1}} = \frac{1 + h_{fe}}{1 + h_{oe} \cdot R_L} \quad (R_L = (1 + h_{fe}) R_E)$$

$$\therefore A_{i1} = \frac{-I_{E1}}{R_{B1}} = \frac{1 + h_{fe}}{1 + h_{oe} (1 + h_{fe}) \cdot R_E}$$

— 03m

Input resistance  $R_i = Z_i$

Applying KVL for outer loop

$$V_I - R_{B1} \cdot h_{ie} - h_{re} \cdot V_{CE1} + V_{CE1} = 0$$

$$V_I = R_{B1} \cdot h_{ie} + h_{re} \cdot V_{CE1} - V_{CE1}$$

The term  $h_{re} \cdot V_{CE1}$  is negligible

$$= R_{B1} \cdot h_{ie} - (-R_{B2} \cdot R_L)$$

$$= 8b_1 \cdot h_{ie} + 8b_2 \cdot R_L$$

33

$$\therefore R_{ii} = h_{re} + A_{i1}(1+h_{fe}) R_E \quad \text{--- (6)}$$

$$\therefore R_{ii} = \frac{v_i}{8b_1} = h_{ie} + \frac{(1+h_{fe})(1+h_{fe}) \cdot R_E}{1+h_{oe} \cdot h_{fe} R_E} \quad \text{--- (7)}$$

$$\therefore R_{ii} = \frac{(1+h_{fe})^2 \cdot R_E}{1+h_{oe} h_{fe} \cdot R_E} \quad (\because h_{ie} < \frac{(1+h_{fe})^2 \cdot R_E}{1+h_{oe} \cdot h_{fe} \cdot R_E})$$


Current gain  $A_i = A_{i1} \times A_{i2} = \frac{(1+h_{fe})}{1+h_{oe}(1+h_{fe})R_E}$

$$A_i = \frac{(1+h_{fe})^2}{1+h_{oe}(1+h_{fe}) \cdot R_E} \quad \text{--- (8)}$$

### 5b Need of Cascading

for faithful amplification amplifiers should have desired voltage gain, current gain. It should not see source and output impedance with low load. This amplification can not be achieved with the single stage. In such situation one stage are cascaded with another stage, such that input and output stages provides impedance matching requirement. middle stage provides the amplification

Two Stage Cascade Amplifier: The output of the first stage is connected to the i/p of the second stage




$v_{i_1}$  → other input of the first stage,  $v_{o_2}$  → the output of the second stage.  $\therefore v_{o_2}/v_{i_1}$  is the overall voltage gain of the two stage amplifier.

$$\Delta v_2 \frac{v_{o_2}}{v_{i_1}} = \frac{v_{o_2}}{v_{i_2}} \times \frac{v_{i_2}}{v_{i_1}} \Rightarrow v_{o_1} = v_{i_2}$$

$$\therefore \Delta v = \frac{v_{o_2}}{v_{i_2}} \times \frac{v_{o_1}}{v_{i_1}} = \Delta v_2 \cdot \Delta v_1 \quad \text{--- } \underline{\underline{Q3m}}$$

= the product of voltage gains of the two individual stages

5c. Cascade Amplifiers: The gain of the amplifier is increased by connecting more number of stages in cascade.



The resultant voltage gain of the overall stage amplifier is the product of voltage gains of the various stages.

$$\therefore \Delta v_2 \Delta v_1 \cdot \Delta v_2 \cdots \Delta v_n \quad \text{--- } \underline{\underline{Q4}}$$

The voltage gain of the  $k^{\text{th}}$  stage is given by

$$\Delta v_k = \frac{A_{ik} \cdot R_{Lk}}{R_{ik}}$$

$R_{Lk}$  is the effective load resistance of the  $k^{\text{th}}$  stage and  $R_{ik}$  is the input impedance of the  $k^{\text{th}}$  stage.

— 2m

39

## General characteristics of Negative feedback amplifiers 37

→ used to represent the transfer gain without feedback

$A_f$  → used to represent transfer gain with feedback

$$A_2 \frac{x_o}{x_i} \text{ and } A_f = \frac{x_o}{x_s}$$

$x_o$  → output voltage or output current

$x_i$  → input voltage or input current

$x_s$  → source voltage or source current

$x_s$  → source voltage relation between  $x_i$  and  $x_s$

The negative feedback where  $\beta = \frac{x_f}{x_o}$  is feedback voltage at the feedback circuit,

$$x_i = x_s + (-\beta x_f), \quad A_f = \frac{x_o}{x_s} = \frac{x_o}{x_i + \beta x_f}$$

Dividing by  $x_i$  to numerator and denominator

$$A_f = \frac{x_o/x_i}{(x_i + \beta x_f)/x_i} = \frac{A}{1 + \beta x_f/x_i} \quad (\because A = \frac{x_o}{x_i})$$

$$= \frac{A}{1 + (\beta x_f/x_o)} \left( \frac{x_o/x_i}{x_i/x_o} \right)$$

$$A_f = \frac{A}{1 + \beta A} \quad (\because \beta = \frac{x_f}{x_o}) \quad - \underline{\underline{0.2M}}$$

$\beta$  → feedback factor  
The voltage amplifier, gain with Negative

feedback  $\beta$

$$A_f = \frac{A_v}{1 + A_v} \times \frac{\beta}{\beta x_o}$$

$A_v$  → open loop gain or gain without feedback


$\beta$  → feed back factor.

0.2M

$$\underline{6b} \quad A_{V1} = 10, \quad A_{V2} = 20, \quad A_{V3} = 40$$

overall voltage gain

voltage gain in dB



$$\therefore A_v = \frac{V_o}{V_{o3}} \times \frac{V_{o2}}{V_{o1}} \times \frac{V_{o1}}{V_i} \quad \left[ \begin{array}{l} V_{o2} = V_{i3} \\ V_{o2} = V_{i2} \\ V_{o1} = V_i \end{array} \right] \rightarrow 2A$$

$$= A_{V3} \times A_{V2} \times A_{V1}$$

$$= 40 \times 20 \times 10$$

$$A_v = 8000$$

- 2M


$$dB = 20 \log 8000$$

$$= 20 \times 3.9$$

$$= 78.06 \text{ dB}$$

- 2M

6c Voltage series feedback expression for output impedance:



Voltage series topology with amplifier specified by Thevenin model.  $A_v$  represents the open circuit voltage gain taking  $R_o$  into account. The o/p resistance with feedback given by

$$R_{\text{if}} = \frac{V_o}{I_i} \quad \dots \quad \text{--- ①} \quad \text{--- 0.2M}$$

Applying KVL to the input side, we get

$$V_s = I_i \cdot R_i - V_f = 0 \\ \therefore V_s = I_i \cdot R_i + V_f = I_i R_i + B V_o$$

The o/p voltage  $V_o$  is given by

$$V_o = \frac{A_v \cdot V_i \cdot R_L}{R_o + R_L} = A_v I_i R_i = A_v \cdot V_i \quad \text{--- 2M}$$

$$\& A_v = \frac{V_o}{V_i} = \frac{A_v \cdot R_L}{R_o + R_L}$$

$$\therefore V_s = I_i \cdot R_i + B A_v I_i \cdot R_i$$

$$\frac{V_s}{I_i} = R_i + B A_v \cdot R_i$$

$$R_{\text{if}} = R_i + (1 + B A_v)$$


— 2M

Class B push pull Amplifiers

push pull requires two transformers one as  $T_1$  driven transformer and other called as o/p transformer connected to free load

The i/p signal is applied to the primary of driver transformer. Both are common emitter tapped to collector circuit B gain

eg



$Q_1$  and  $Q_2$  are n-p-n transistors. Both the transistors are Common Emitter Configuration.

The driver transformer drives the free circuit. If applied to the primary of the driver transformer, centre tap on the secondary transformer is grounded. Centre tap on the primary of the output transformer is connected to the free supply.

V<sub>B</sub> Hdg V<sub>CE</sub>

$\text{Q}_1$  Conducts for positive half cycle and produce for positive half cycle across the load.  $\text{Q}_2$  Conducts for the negative half cycle producing negative half cycle across the load.

$$\text{DC power I/P} \rightarrow I_{\text{DC}} = \frac{2\text{mA}}{\pi} + \frac{2\text{mA}}{\pi} = \frac{2\text{mA}}{\pi}$$

$$\therefore P_{\text{DC}} = V_{\text{CE}} \times I_{\text{DC}} = \frac{2\text{V}}{\pi} \times V_{\text{CE}} = \underline{\underline{2\text{W}}}$$

$$\text{AC Power Output} \quad V_{\text{rms}} = \frac{V_{\text{m}}}{\sqrt{2}}, \quad P_{\text{rms}} = \frac{P_{\text{DC}}}{\pi}$$

$$P_{\text{AC}} = V_{\text{rms}} \cdot P_{\text{rms}} = \frac{2\text{V}}{\pi} \times \frac{2\text{mA}}{\pi} = \frac{V_{\text{m}}^2}{R_L'}$$

using the peak value  $\therefore P_{\text{AC}} = \frac{I_{\text{m}} \cdot V_{\text{m}}}{R_L'} = \frac{2\text{mA}}{\pi} \times \frac{2\text{V}}{\pi} = \frac{8\text{mA} \cdot \text{V}}{\pi^2} = \frac{8\text{W}}{2}$

$$P_{\text{AC}} = \frac{8\text{mA}}{2} R_L' = \frac{V_{\text{m}}^2}{2R_L'}$$

Efficiency  $\eta = \frac{P_{\text{AC}}}{P_{\text{DC}}} \times 100 = \frac{\frac{8\text{mA} \cdot \text{V}}{\pi^2}}{\frac{2\text{mA} \cdot \text{V}}{\pi}} \times 100 = \underline{\underline{\frac{2}{\pi} \cdot V_{\text{CE}} \cdot P_{\text{DC}}}}$

$$\therefore \eta = \frac{\pi}{4} \cdot \frac{V_{\text{m}}}{V_{\text{CE}}} \times 100$$


-1M

maximum efficiency  $\therefore V_{\text{m}} = V_{\text{CE}}$  for maximum  $\eta$   $\therefore \eta = \frac{\pi}{4} \times \frac{V_{\text{CE}}}{V_{\text{CE}}} \times 100 = 78.5\%$


The maximum possible value of push pull Class B amplifier  $\therefore 78.5\%$ .

## 1b classification of power Amplifiers.

Class A : The power amplifier is said to be class A amplifier if the Q point and i/p signal are selected such that output signal obtained for full cycle




Class B : Power amplifier is said to be class B amplifier. If the Q point and i/p signal are selected such that o/p is obtained only for one half cycle for the full input cycle  $\delta B_f$




Class C amplifier : The power amplifiers said to be Class C amplifiers. If the Q point and i/p signals are selected such that o/p signal is obtained for less than half cycle for full input cycle.

Collector Current flow less than  $180^\circ$



Class AB : The power amplifiers is said to be class AB amplifiers. If the Q point or i/p signals are selected such that the o/p signal obtained more than  $180^\circ$  but less than  $360^\circ$  for full i/p cycle



26

Q A Class AB - push pull amplifier  $V_{CE} = 25V$ , provide 22V peak signal, to  $8\Omega$  load. Calculate circuit efficiency and power dissipation

$$V_m = 22V, V_{CE} = 25V, R_L = 8\Omega$$

$$P_{AE} = \frac{V_m \times V_{CE}}{\pi} = \frac{V_m^2}{2R_L} = \frac{(22)^2}{2 \times 8} = 30.25$$

$$P_{DC} = \frac{2}{\pi} \cdot V_{CE} \cdot V_m - 2M$$

$$\therefore \eta_2 = \frac{P_{AE}}{P_{DC}} \times 100 = \frac{30.25}{\frac{2}{\pi} \times V_{CE} \times \frac{V_m}{R_L}}$$

$$= \frac{30.25}{\frac{2}{\pi} \times 25 \times \frac{22}{8}} = \frac{30.25}{43.767} \times 100$$

$$\eta_2 = 0.6911 \times 100 = 69.11\%$$

power dissipation  $P_d$


$$P_d = P_{DC} - P_{AE} = 43.767 - 30.25$$

$$= 13.512$$

- 3M


Q9 Wein Bridge Oscillator: Generally amplifying stage introduces the  $180^\circ$  phase shift and feed back introduces  $180^\circ$  additional phase shift obtain the phase shift of  $360^\circ$  or  $2\pi$  radians around loop.

Wein-Bridge oscillator uses own inverting amplifier does not provide the phase shift. The total phase shift is  $200^\circ$  or  $2\pi$ . The total phase shift around the loop is zero.



The o/p of amplifier is applied between the terminals 1 & 3 which is the i/p to the feed back N/W & the terminals 2 and 4 are the o/p of feed back N/W. Two arm of the bridge  $R_1, C_1$  in series and  $R_2, C_2$  in parallel are called frequency

Sensitive aom. These two decide frequency of the oscillator. feed back or w o called Lead-lag  $\frac{1}{j\omega}$ .



$$\therefore Z_1 = R_1 + \frac{1}{j\omega C_1} = \frac{1+j\omega R_1}{j\omega C_1}$$

$$Z_2 = R_2 \parallel \frac{1}{j\omega C_2} = \frac{\frac{R_2}{j\omega C_2}}{R_2 + \frac{1}{j\omega C_2}}$$

$$= \frac{R_2}{1+j\omega R_2 C_2} \quad \text{--- (1)}$$

Replacing  $j\omega = s$

$$\therefore I = \frac{V_{in}}{Z_1 + Z_2} \quad \& \quad V_f = s \cdot Z_2 = \frac{V_{in} Z_2}{Z_1 + Z_2}$$

$$\beta = \frac{V_f}{V_{in}} = \frac{Z_2}{Z_1 + Z_2} \quad \text{--- (2)}$$

$$\beta = \frac{R_2}{\frac{R_2}{1+sR_2 C_2} + sC_1}$$

$$= \frac{sC_1 R_1}{1+s(R_1 C_1 + R_2 C_2 + C_1 R_2) + s^2 R_1 R_2 C_1 C_2}$$

Replacing  $s$  by  $j\omega$ ,  $s^2 = -\omega^2$

$$\beta = \frac{(1-\omega^2 R_1 R_2 C_1 C_2) + j\omega(R_1 C_1 + R_2 C_2 + C_1 R_2)}{(1-\omega^2 R_1 R_2 C_1 C_2) - j\omega(R_1 C_1 + R_2 C_2 + C_1 R_2)}$$



Rationalizing ad imaginary part zero

$$\omega^2 = \frac{1}{R_1 R_2 C_1 C_2} \Rightarrow \omega = \sqrt{\frac{1}{R_1 R_2 C_1 C_2}}$$

$$\omega = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}} = \frac{1}{2\pi R_e} \quad \text{--- (4)}$$

## 8b) Crystal oscillator

Crystal oscillators are synthesically manufactured exhibiting piezoelectric effect. Under the influence of mechanical pressure the voltage generated between opposite faces of the crystal by the applied mechanical force. Due to this, the ac voltage gets generated over it. Every crystal has its own oscillating frequency. Crystal generates electrical signal of very constant frequency. A crystal oscillator is basically tuned circuit oscillator using piezoelectric crystal as its resonant tank circuit.



AC equivalent circuit  
cm

- 04m

Capacitance existing due to the metal plates separated by a dielectric crystal slab, called mounting Capacitance denoted by  $C_m$  or  $C$ . Internal frictional losses denoted by  $R$ . Inductance represented by an inductance  $L$ . In vibration condition, the stiffness represented by the capacitor  $C$ , the overall equivalent circuit is shown in above fig.

∴ The RLC form oscillating circuit

$$f_0 = \frac{1}{2\pi\sqrt{LC}} \sqrt{\frac{Q^2}{1+Q^2}}$$

$Q \rightarrow$  Quality factor of Crystal

$$Q = \frac{\omega L}{R}$$

$Q \approx \text{high} - 20,000$

$\therefore \sqrt{\frac{Q^2}{1+Q^2}}$  approaches to  $\underline{\underline{1}}$

$$\therefore f_0 = \frac{1}{2\pi\sqrt{LC}}$$

- 4M

The crystal frequency inversely proportional to the thickness of the crystal

$f \propto \frac{1}{t}$ , for high frequency thickness small. Crystal oscillator used upto 200 to 300 kHz

$$L = 0.334 \text{ H}, C = 0.065 \text{ PF} \text{ and } R = 5.5 \text{ k}\Omega$$

$$\therefore f_0 = \frac{1}{2\pi}$$

$$Q = \frac{\omega L}{R} = \frac{2\pi f_0 L}{R}$$

$$\therefore f_0 = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{0.334 \times 0.065 \text{ PF}}}$$

$$\text{for } \sqrt{\frac{Q^2}{1+Q^2}} = 1$$

$$= \frac{1}{3.142 \sqrt{0.04 \times 10^{-12} \text{ F}}}$$

$$= 795.67 \text{ kHz}$$

- 2M

### Q9 N-channel JFET

JFBT of low frequency Small signal . Drain to source current of JFET is controlled by gate to source voltage . The change in the drain current due to change in gate to source voltage



$$\rightarrow \Delta I_d = g_m \Delta V_{GS} \quad \text{--- (1)}$$

The relation between output and input is  $\beta$  in case of BJT and  $g_m$  in Case PBT

The another important parameter is drain conductance  $sd$

$$sd = \frac{\Delta V_{DS}}{\Delta I_D} \Big|_{V_{GS} = \text{Constant}} \quad \text{--- (2)}$$

The output impedance  $Z_o$



Input is applied between the gate and source and output is taken from the drain and source. The common source fixed bias is shown in fig . Coupling capacitors  $C_1$  and  $C_2$  are used to isolate the dc from the applied ac signal acts as a short circuit for dc analysis .


All Capacitors and dc supply voltages with short circuits and JFET with its low frequency equivalent circuit

The input impedance and the output impedance and voltage gain of the above

$$\text{Input impedance } Z_i = R_G$$

$$\text{Output impedance } Z_o = , \text{ set } V_{i20}, V_{gs20}$$

hence  $gm \cdot V_{gs20}$



$$Z_o = R_D \parallel Z_0$$

$$\therefore Z_o = R_D$$

$$\text{Voltage gain } A_V = \frac{V_{ds}}{V_{gs}} = \frac{V_D}{V_i} \quad (\text{assuming } Z_0 \gg R_D)$$

$$\text{From the circuit } V_D = -gm \cdot V_{gs} \cdot (Z_0 \parallel R_D)$$

$$V_T = V_{gs} \quad \therefore V_D = -gm \cdot V_i \cdot (Z_0 \parallel R_D)$$

$$\therefore A_V = \frac{V_D}{V_i} = -gm \cdot (Z_0 \parallel R_D)$$

$$\text{if } Z_0 \gg R_D \quad \therefore A_V = -gm \cdot R_D$$

Negative sign indicates there is a phase shift of  $180^\circ$  between input and output

06 M

$gm \cdot V_{gs20}$ , the current source to be replaced by an open circuit. The output impedance

resistance of a source larger compared to  $R_D$   
( $Z_0 \gg R_D$ )

$$\frac{V_{ds}}{V_{gs}} = \frac{V_D}{V_i}$$

$$(Z_0 \parallel R_D)$$

$$V_D = -gm \cdot V_{gs} \cdot (Z_0 \parallel R_D)$$

$$V_T = V_{gs} \quad \therefore V_D = -gm \cdot V_i \cdot (Z_0 \parallel R_D)$$


$$\therefore A_V = \frac{V_D}{V_i} = -gm \cdot (Z_0 \parallel R_D)$$

$$\text{if } Z_0 \gg R_D \quad \therefore A_V = -gm \cdot R_D$$

indicates there is a phase shift

of  $180^\circ$  between input and output

Qb - Self bias P-E-T  $V_{DD} = 12V$ ,  $R_D = 2.2k\Omega$   
 $R_G = 1M\Omega$ ,  $R_s = 1k\Omega$   $\theta_{DS} = 8mA$   $V_p = -1$   
 $V_{GS} = 9$  (ii)  $I_D = 9$  (iii)  $V_{DS} = 9$  (iv)  $V_S = 9$  (v)  $V_G = 9$   
(vi)  $V_D = ?$



$$\text{(i)} \quad I_D = \theta_{DS} \left( 1 + \frac{I_D \cdot R_s}{V_p} \right)^2$$

$$= 8 \times 10^{-3} \left( 1 + \frac{I_D \cdot R_s}{V_p} \right)^2$$

$$I_D = 8 \times 10^{-3} - 4I_D + 500 I_D^2$$

$$- 500 I_D^2 - 5I_D + 8 \times 10^{-3} = 0$$

$$\therefore I_D = 8mA \approx 2mA$$

$I_D$  can also have  $\theta_{DS}$ ,  $\therefore I_D = 2mA$

$$V_{GS} = -I_D R_s = -2 \times 10^{-3} \times 1 \times 10^3 = -2V$$

$$\text{(ii)} \quad V_{GS} = V_S = \theta_{DS} \cdot R_s = -2 \times 10^{-3} \times 1 \times 10^3 = 2V$$

$$\text{(iii)} \quad V_D = V_{DD} - \theta_{DS} (R_D + R_s)$$

$$= 12 - 2 \times 10^{-3} (2.2 \times 10^3 + 1 \times 10^3) = 12 - 6.4 = 5.6V$$

$$\therefore V_D = V_{DS} + V_S = 5.6 + 2 = 7.6V$$

$$V_G = 0$$

$$\therefore V_{GS} = -2, \quad I_D = 2mA, \quad V_{DS} = 5.6V, \quad V_S = 2V$$

$$V_G = 0, \quad V_D = 7.6V$$

$$\text{(i)} \quad g_m$$

$$\therefore g_{m0} = \frac{2\theta_{DS}}{|V_p|} = \frac{2 \times 8mA}{4} = 4 \times 10^{-3} = 4mA$$

$$g_m = g_{m0} \left( 1 - \frac{V_{GS}}{V_p} \right)$$

$$= 4 \times 10^{-3} \left( 1 - \left( \frac{-8}{4} \right) \right)$$



$$= 4 \times 10^{-3} \times 3 \quad [V_{GS} = \theta_{DS}]$$

$$= 12 \times 10^{-3} \quad [V_{GS} = \theta_{DS}]$$


$$= -8mA$$

- 4mA

10a n-channel depletion layer MOSFET 33



It is exactly similar to the JFET. The only difference is that the depletion layer MOSFET  $V_{GS}$  is positive for n-channel and negative for p-channel MOSFET.



- 04m

$\Rightarrow$  Input impedance  $Z_{in} = R_g$

Output impedance  $Z_o = Z'_o || R_D$

$$\therefore Z'_o = \frac{V_o}{Z_d} \quad (n=2)$$

Apply KVL to the o/p circuit

$$V_o = (Z_d - g_m \cdot v_{GS}) \text{sd} + Z_d \cdot R_s$$

Applying KVL to the i/p circuit

$$V_{GS} = V_m - Z_d \cdot R_s, \quad V_m > 0$$

$$\therefore V_{GS} = -Z_d \cdot R_s$$

Substitute the value of  $v_{GS}$

$$V_o = [(C Z_d - g_m (-Z_d \cdot R_s))] \text{sd} + (Z_d \cdot R_s) = Z_d (\text{sd} + g_m R_s \text{sd} + R_s)$$

$$Z'_o = \frac{V_o}{Z_d} = \text{sd} + g_m R_s \text{sd} + R_s$$

- 02m

$$l_d = g_m \cdot R_d$$

$$\therefore Z_o' = R_d + R_s(l_d + 1)$$


$$\therefore Z_o = Z_o' \parallel R_D = [(R_d + R_s(l_d + 1))] \parallel R_D$$

Voltage gain  $A_v = \frac{V_o}{V_i}$ ,  $V_o = -R_d \cdot R_D$

Apply the KVL to the output circuit

$$(R_d - g_m R_s) R_d + R_d \cdot R_s + R_d \cdot R_D = 0$$

$$V_{GS} = V_m - R_d \cdot R_s$$



Substituting value of  $V_{GS}$

$$\therefore R_d(R_d + R_s + R_D + g_m R_s \cdot R_d) = g_m V_i R_d$$

$$\therefore R_d = \frac{g_m V_i R_d}{R_d + R_s + R_D + g_m R_s \cdot R_d}$$

$$\therefore V_D = \frac{g_m V_i R_d}{R_d + R_s + R_D + g_m R_s \cdot R_d}$$

$$A_v = \frac{V_o}{V_i} = -\frac{g_m R_D}{1 + g_m \cdot R_s + \frac{R_s + R_D}{R_d}}$$

$$\Rightarrow R_s + R_D$$

$$\therefore A_v = \frac{V_o}{V_i} = -\frac{g_m R_D}{1 + g_m \cdot R_s} \quad - \underline{\underline{04m}}$$

37

10b Expression for the  $V_{GS}$ ,  $R_D$ ,  $V_{DS}$  and  $V_S$  for n  
ge diode



n-channel JFET with voltage divider bias  
Voltage at the source of JFET is more positive  
than the voltage at the gate in order to keep  
the gate source junction reverse biased

$$\text{The source voltage is } V_S = R_D \cdot R_S$$

The gate voltage is set by  $R_1$  and  $R_2$  as given  
using the voltage divider formula.

$$V_G = \left( \frac{R_2}{R_1 + R_2} \right) \cdot V_{DD}$$

$$\therefore V_G > 0$$



De analysis: Apply the KVL to the input circuit

$$V_G - V_{GS} - V_S = 0$$

$$\therefore V_{GS} = V_G - V_S = V_G - R_S \cdot R_S = V_G - R_D \cdot R_S \quad (R_D = R_S)$$

$$\therefore V_{GS} \geq V_G - R_D \cdot R_S$$

Apply the KVL to the output circuit:

$$V_{DD} + R_D \cdot R_D + V_S - V_{DS} = 0$$

$$V_{DS} = V_{DD} - R_D \cdot R_D - R_D \cdot R_S \quad - \underline{\underline{03}}$$

$$= V_{DD} - R_D (R_D + R_S)$$

Q. Point of self JFET amplifier using the voltage divider is given by

$$I_{DQ} = I_{DS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2$$

and


$$V_{DSQ} = V_{DP} - R_D \cdot (R_D + R_S)$$

$$I_D = I_{DS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2$$

$$V_S = I_D \cdot R_S$$

— 4m

For valid  $I_D$   $V_{GS}$  must be positive


C  
 12-03-2022  
 (K.M. Waderhaug)  

✓  
 15/03/2022

  
 15/03/22  
 Dean, Academics.