


USN

--	--	--	--	--	--	--	--	--	--



Third Semester B.E. Degree Examination, July/August 2021 Digital System Design

Max. Marks: 100

Note: Answer any FIVE full questions.

1.
 - a. Define combinational logic circuit and place the following equation into the proper canonical form:

$$P = f(a, b, c) = ab' + ac' + bc$$
(04 Marks)
 - b. Obtain minimal expression using k-map for the following incompletely specified function:

$$F(a, b, c, d) = \sum m(0, 1, 4, 6, 7, 9, 15) + \sum d(3, 5, 11, 13)$$
 and draw the circuit diagram using basic gates. (06 Marks)
 - c. Minimize the expression using Quine Mecluskey method.

$$Y = \overline{A}BCD + \overline{A}BC\overline{D} + ABC\overline{D} + ABCD + \overline{A}BC\overline{D} + \overline{A}BCD$$
(10 Marks)

2.
 - a. Place the following equations into the proper canonical form:
 - i) $G = f(w, x, y, z) = \overline{w}x + yz$
 - ii) $T = f(a, b, c) = (a + \overline{b})(\overline{b} + c)$ (04 Marks)
 - b. Obtain minimal logical expression for the given maxterm expression using K-map

$$f(a, b, c, d) = \pi M(0, 1, 4, 5, 6, 7, 9, 14) \cdot \pi d(13, 15)$$
(06 Marks)
 - c. Obtain all the prime implicants of the following Boolean function using Quine-Meckluskey method

$$f(a, b, c, d) = \sum(0, 2, 3, 5, 8, 10, 11)$$
. Verify the result using K map technique. (10 Marks)

3.
 - a. Draw the circuit for 3 to 8 decoder and explain. (08 Marks)
 - b. Implement the following Boolean function using 4:1 multiplexer.

$$F[A, B, C, D] = \sum m(0, 1, 2, 4, 6, 9, 12, 14)$$
(06 Marks)
 - c. A combinational circuit is defined by the functions $F_1 = \sum m(3, 5, 7)$, $F_2 = \sum m(4, 5, 7)$. Implement the circuit with a programmable logic array having 3 inputs, 3 product terms and two outputs. (06 Marks)

4.
 - a. Draw the key pad interfacing diagram to a digital system using 10-line decimal to BCD encoder and explain. (06 Marks)
 - b. Explain Look-Ahead carry adder with neat diagram and relevant expression. (06 Marks)
 - c. Design 2-bit comparator using gates. (08 Marks)

5.
 - a. Explain the operation of a switch debouncer using S-R. Latch with the help of circuit and waveforms. (06 Marks)
 - b. Find characteristic equations for S-R and T. Flip flops with the help of function tables and explain. (06 Marks)
 - c. Explain the working principle of 4-bit synchronous binary counts. (08 Marks)

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.
2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

- 6 a. Draw the logic diagram, functional table and timing diagram of master-slave JK flip flop and explain briefly. (10 Marks)
 b. Explain four bit binary ripple counter with logic and timing diagram. (10 Marks)
- 7 a. Design mod-6 synchronous counter by using JK flip-flop, with excitation table. (10 Marks)
 b. Draw and explain Mealy and Moore sequential circuit model and compare mealy and Moore circuit models. (10 Marks)
- 8 a. Design a Mod-6 synchronous counter using clocked T Flip-Flop. (10 Marks)
 b. Construct the transition table, state table and state diagram for the sequential circuit shown in Fig.Q.8(b). (10 Marks)




Fig.Q.8(b)

CMRIT LIBRARY
 BANGALORE - 560 037

- 9 a. Design and draw Mealy model of sequential detector circuit to detect the pattern 101. (10 Marks)
 b. Draw the block diagram of serial adder with accumulator and explain its working operation. (10 Marks)
- 10 a. State the guidelines for construction of state graph. (06 Marks)
 b. Draw the block diagram of binary multiplier and explain its working principle. (08 Marks)
 c. Draw and explain the operation of FPGA implementation of a parallel adder with accumulator. (06 Marks)


Subject Name:- DSD

Subject Code:- EEC34.

June/ August - 2021

Scheme & Solution.

Prepared By:- Prof. Rahul. C. M. Rahul. C. M.


15.03.2022
Head of the Department
Dept. of Electronic & Communication Engg.
NLS VILEPAR, BANGALORE (U.K.)


1) a) Define combinational logic circuit and place the following equation into the proper canonical form. $P = (a\bar{b} + a\bar{c} + bc)$

→ combinational circuit is a circuit whose output at any time is purely determined by inputs at that time.

$$\begin{aligned}
 P = f(a, b, c) &= a\bar{b} + a\bar{c} + bc \\
 &= a\bar{b}(c + \bar{c}) + a\bar{c}(b + \bar{b}) + (a + \bar{a})bc \\
 &= a\bar{b}c + a\bar{b}\bar{c} + abc + a\bar{b}\bar{c} + abc + \bar{a}bc
 \end{aligned}$$

1M

b) Obtain minimal expression using k-map for the following incompletely specified function $F(a, b, c, d) = \sum m(0, 1, 4, 6, 7, 9, 15) + \sum d(3, 5, 11, 13)$ & draw circuit diagram using basic gates.




2M

Group no.	prime implicant	essential P.I	epi cell no.
b ₁	d	d	{9, 15}
b ₂	$\bar{a}b$	$\bar{a}b$	{6}
b ₃	$\bar{a}\bar{c}$	$\bar{a}\bar{c}$	{0, 3}

$$y = d + \bar{a}b + \bar{a}\bar{c}$$

2M



2M

c) minimize the expⁿ using Quine Meckesley method.

$$Y = A B \bar{C} \bar{D} + \bar{A} B \bar{C} D + A B \bar{C} D + A B \bar{C} \bar{D} + \bar{A} B \bar{C} D + \bar{A} B C \bar{D}$$

$$= 0100, 0101, 1100, 1101, 1001, 0010.$$

$$= 4_{cd}, 5_{cd}, 12_{cd}, 13_{cd}, 9_{cd}, 2_{cd}$$

$$= \sum m(2, 4, 5, 9, 12, 13)$$

group	minterm	variables, A B C D
1	2	0 0 1 0
	4	0 1 0 0 ✓
2	5	0 1 0 1 ✓
	9	1 0 0 1 ✓
	12	1 1 0 0 ✓
3	13	1 1 0 1 ✓
1	(4, 5)	0 1 0 -
	(4, 12)	- 1 0 0 ✓
2	(5, 13)	- 1 0 1 ✓
	(9, 13)	1 - 0 1
1	(4, 12, 9, 13)	- 1 0 -

6m
10m

Prime implicants decimal minterm
2 4 5 9 12 13

$B\bar{C}$	(4, 5, 12, 13)	x x (x) x
$A\bar{C}D$	(9, 13)	(x) x
$\bar{A}B\bar{C}$	(4, 5)	x x
$A\bar{B}C\bar{D}$	(2)	(x)

3m

$$Y = B\bar{C} + A\bar{C}D + \bar{A}B\bar{C}\bar{D}$$

1m

2) a) place the Kung equations into proper canonical form

i) $f = f(w, x, y, z) = w\bar{x} + y\bar{z}$

$= w\bar{x}(y + \bar{y})(z + \bar{z}) + y\bar{z}(w + \bar{w})(x + \bar{x})$

$= (w\bar{x}y + w\bar{x}\bar{y})(z + \bar{z}) + (y\bar{z}w + y\bar{z}\bar{w})(x + \bar{x})$

$= w\bar{x}yz + w\bar{x}y\bar{z} + w\bar{x}\bar{y}z + w\bar{x}\bar{y}\bar{z} + wxy\bar{z} + w\bar{x}y\bar{z} + w\bar{x}y\bar{z} + w\bar{x}y\bar{z} \rightarrow (2m)$


ii) $F = f(a, b, c) = (a + \bar{b})(\bar{b} + c)$

$= (a + \bar{b})(\bar{b} + c) = ((a + \bar{b}) + c\bar{c})(\bar{b} + c + a\bar{a})$ (4m)

$= (a + \bar{b} + c)(a + \bar{b} + \bar{c})(a + \bar{b} + c)(\bar{a} + \bar{b} + c)$ (2m)

b) obtain minimal logical expⁿ for the given maximum expⁿ using

k-map $f(a, b, c, d) = \sum m(0, 1, 4, 5, 6, 7, 9, 14) + \prod d(13, 15)$



group no.	Prime Implicants	epi	epi cells no.
b1	$c + \bar{d}$	$c + \bar{d}$	{ 0, 1, 4, 5 }
b2	$a + \bar{b}$		
b3	$a + c$	$a + c$	{ 0, 3 }
b4	$\bar{b} + \bar{c}$	$\bar{b} + \bar{c}$	{ 14, 15 }

(2m)

$y = (c + \bar{d})(a + c)(\bar{b} + \bar{c})$ (2m)

c) obtain all prime implicants of the Kung Boolean function using Quine-McCluskey method.

$f(a, b, c, d) = \sum (0, 2, 3, 5, 8, 10, 11)$ verify using k map technique.

group	minterm	variables			
		a	b	c	d
0	0	0	0	0	0
1	2	0	0	1	0
	8	1	0	0	0
2	3	0	0	1	1
	5	0	1	0	1
	10	1	0	1	0
3	11	1	0	1	1

0	(0, 2)	0 0 1 0	✓
	(0, 8)	1 0 0 0	✓
1	(2, 3)	0 0 1 1	✓
	(2, 10)	1 0 1 0	✓
	(8, 10)	1 0 1 0	✓
2	(3, 11)	1 0 1 1	✓
	(10, 11)	1 0 1 1	✓
0	(0, 2, 8, 10)	— 0 — 0	
	(0, 8, 2, 10)	— 0 — 0	
1	(2, 3, 10, 11)	— 0 1 —	→ hm
	(2, 3, 10, 11)	— 0 1 —	

PI terms
(prime implicants)

decimal

min terms

0 2 3 5 8 10 11

$\bar{a} b \bar{c} d$

(5)

0 (x) 2 (x) 3 (x) 5 (x) 8 (x) 10 (x) 11 (x)

$\bar{b} \bar{c} d$

(0, 2, 8, 10)

0 (x) 2 (x) 8 (x) 10 (x)

→ hm


$\bar{b} c$

(2, 3, 10, 11)

2 (x) 3 (x) 10 (x) 11 (x)

$\therefore y = \bar{a} b \bar{c} d + \bar{b} \bar{c} d + \bar{b} c$ → (10)

using k map:



Group no.

P.I

epi

epi cell no

G1

$\bar{b} \bar{c} d$

$\bar{b} \bar{c} d$

{0, 8}

G2

$\bar{b} c$

$\bar{b} c$

{3, 11}

G3

$\bar{a} b \bar{c} d$

$\bar{a} b \bar{c} d$


{5}

$y = \bar{a} b \bar{c} d + \bar{b} \bar{c} d + \bar{b} c$

→ (20)

29) Draw the input circuit for 3-8 decoder and explain.

3-8 line decoder gives 8 logic outputs for 3 inputs and has a enable pin. The circuit is designed with AND and NAND logic gates. It takes 3 binary inputs and activates one of the eight outputs.



→ (1m)

Truth table.

En	a	b	c	y ₀	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

$$y_0 = E_n \bar{a} \bar{b} \bar{c}$$

$$y_1 = E_n \bar{a} \bar{b} c$$

$$y_2 = E_n \bar{a} b \bar{c}$$

$$y_3 = E_n \bar{a} b c$$

$$y_4 = E_n a \bar{b} \bar{c}$$


$$y_5 = E_n a \bar{b} c$$

$$y_6 = E_n a b \bar{c}$$

$$y_7 = E_n a b c$$

(8m)


→ (3m)



As shown in the truth table, only one output is at logic 1 for each of the input combinations. The input combinations can be regarded as binary numbers.

→ (2m)

3) b) Implement the following boolean function using U:1 minterm
 $F(A, B, C, D) = \sum m(0, 1, 2, 4, 6, 9, 12, 14)$.



A	B	y
0	0	d_0
0	1	d_1
1	0	d_2
1	1	d_3

AB \ CD	00	01	11	10
00	1	1	0	1
01	1	0	0	1
11	1	0	0	1
10	0	1	0	0

CD	00	01	11	10
d_0	1	1	0	1

$$d_0 = \bar{C} + \bar{D}$$

CD	00	01	11	10
d_1	1	0	0	1

$$d_1 = \bar{D}$$

CD	00	01	11	10
d_2	0	1	0	0

$$d_2 = \bar{C}D$$


CD	00	01	11	10
d_3	1	0	0	1

$$d_3 = \bar{D}$$

3) c) A combinational circuit is defined by the function
 $F_1 = \sum m(3, 5, 7)$, $F_2 = \sum m(4, 5, 7)$. Implement the circuit with a PLA having 3 i/p, 3 product terms and two o/p.

$$F_1 = \sum m(3, 5, 7) = \bar{a}bc + a\bar{b}c + abc$$

$$F_2 = \sum m(4, 5, 7) = a\bar{b}\bar{c} + a\bar{b}c + abc$$




2m

4m

6m

u) a) Draw the keypad interfacing diagram to digital system -m using 10-line decimal to BCD encoder and explain.




It encodes nine data lines to four line BCD. The implied decimal zero condition requires no input condition, as zero is encoded when all nine data lines are at a high logic level, when the keys are open, all the I/P are at 1 and all the O/Ps are at 1, when any key is pressed the corresponding active low code appears at the O/P.

Incidentally, the 74147 is also referred to as a priority encoder this is because the device awards priority to the highest order if

Decimal	Input									Output			
	X ₁	X ₂	X ₃	X ₄	X ₅	X ₆	X ₇	X ₈	X ₉	D	E	B	A
0	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	0
2	x	0	1	1	1	1	1	1	1	1	1	0	1
3	x	x	0	1	1	1	1	1	1	1	1	0	0
4	x	x	x	0	1	1	1	1	1	1	1	0	1
5	x	x	x	x	0	1	1	1	1	1	1	0	0
6	x	x	x	x	x	0	1	1	1	1	1	0	1
7	x	x	x	x	x	x	0	1	1	1	1	0	0
8	x	x	x	x	x	x	x	0	1	1	1	0	1
9	x	x	x	x	x	x	x	x	0	1	1	0	0

4. b) Explain Look-ahead carry adder with neat diagram and relevant expⁿ.



* The parallel adder and subtractor are essentially ripple configuration.

* The parallel adder and subtractor are essentially ripple configuration.
 * The carry at any given stage would be available only after carry of previous stage has been generated.

* The effect of propagation delay could be more and more permanent as no. of bits increases.

* In order to remove carry dependency at each stage we go for carry look ahead adder.

$$\text{wrt. } C_{i+1} = a_i c_i + a_i b_i + b_i c_i$$

$$\therefore C_{i+1} = a_i b_i + (c_i (a_i + b_i)) \quad \text{--- (1)}$$

$g_i = (a_i \& b_i) \rightarrow$ carry generate function

$P_i = a_i + b_i \rightarrow$ carry propagate function.

$$C_{i+1} = g_i + P_i c_i \quad \text{--- (2)}$$

$$\text{at } i=0 \quad C_1 = g_0 + P_0 C_0 \quad \text{--- (3)}$$

$$\text{wry } C_2 = g_1 + P_1 C_1 \quad \text{--- (4)}$$

now substitute (3) in (4).

$$C_2 = g_1 + P_1 (g_0 + P_0 C_0) \\ = g_1 + P_1 g_0 + P_1 P_0 C_0 \quad \text{--- (5)}$$

$$\text{wry } C_3 = g_2 + P_2 C_2 \\ = g_2 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0 \quad \text{--- (6)}$$

$$C_4 = g_3 + P_3 C_3 \\ = g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0 + P_3 P_2 P_1 P_0 C_0 \quad \text{--- (7)}$$

eqⁿ (5), (6) & (7) indicate that C_2, C_3, C_4 are function of only parallel inputs.


GM

4m

2) Design 2-bit comparator using gates.

Inputs				Outputs		
A		B		A > B	A = B	A < B
A ₀	A ₁	B ₀	B ₁			
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	0
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	0	0	0
1	0	1	0	0	0	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0


$(A > B) = \sum m \in \{4, 8, 9, 12, 13, 14\}$
 $(A = B) = \sum m \in \{0, 5, 10, 15\}$
 $(A < B) = \sum m \in \{1, 2, 3, 6, 7, 11\}$




$A > B = A_0 \bar{B}_0 + A_1 \bar{B}_0 \bar{B}_1 + A_0 A_1 \bar{B}_1$
 (2m)



$A < B = \bar{A}_0 B_0 + \bar{A}_0 \bar{A}_1 B_1 + \bar{A}_1 B_0 B_1$
 (2m)




$(A = B) = \bar{A}_0 \bar{A}_1 \bar{B}_0 \bar{B}_1 + \bar{A}_0 A_1 \bar{B}_0 B_1 + A_0 A_1 B_0 B_1 + A_0 \bar{A}_1 B_0 \bar{B}_1$
 $= (\bar{A}_0 \oplus \bar{B}_0) \cdot (\bar{A}_1 \oplus \bar{B}_1)$





(JM)

5) a) Explain the operation of a switch debouncer using S-R latch with the help of circuit and waveforms.



SR latch.



→ (2m)


* mechanical switches such as toggle switches or push button when switched from one position to another does several make and break operation, this is called switch bounce.
 * when center tap is moved from x to y at time t_1 , we can see several make and break operation takes place.

* similar operation is seen at time t_2 when center contact is made to y to x.

→ (2m)

* In order to avoid this we go for SR latch.


(5m)



S	R	Q+	Q-
0	0	Q	Q̄
0	1	0	1
1	0	1	0
1	1	Invalid	

→ (2m)

std p.



Q b) Find characteristic equations for S-R and T flip flop with the help of function tables and explain, the algebraic description of the next state table of a flip-flop is called the characteristic equation of the flip-flop. This description is easily obtained by constructing the K-map for Q^+ in terms of the present state and external I/P variables. The characteristic eqⁿs specify only the functional behaviour of the flip-flops.

S-R


S	R	Q^+
0	0	Q
0	1	0
1	0	1
1	1	-

function table.

S	R	Q	Q^+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

(2m)

for Q^+



$$Q^+ = S + \bar{R}Q$$

is the algebraic characteristic eqⁿ of SR f.f.


(3m)

T flip flop.

T	Q
0	Q
1	\bar{Q}

Function table.

T	Q	Q^+
0	0	0
0	1	1
1	0	1
1	1	0




$$Q^+ = T\bar{Q} + TQ = T \oplus Q$$

(1m)

(6)

c) Explain the working principle of a-bit synchronous binary counter.

If the clock pulses to be counted are applied simultaneously to the control input of all the flip-flops in the cascade, such counters are called - as synchronous counters.




count	Q_3	Q_2	Q_1	Q_0	$\overline{Q_3}$	$\overline{Q_2}$	$\overline{Q_1}$	$\overline{Q_0}$
0	0	0	0	0	1	1	1	1
1	0	0	0	1	1	1	1	0
2	0	0	1	0	1	1	0	1
3	0	0	1	1	1	1	0	0
4	0	1	0	0	1	0	1	1
5	0	1	0	1	1	0	1	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	0	0
8	1	0	0	0	0	1	1	1
9	1	0	0	1	0	1	1	0
10	1	0	1	0	0	1	0	1
11	1	0	1	1	0	1	0	0
12	1	1	0	0	0	0	1	1
13	1	1	0	1	0	0	1	0
14	1	1	1	0	0	0	0	1
15	1	1	1	1	0	0	0	0

observe that Q_0 toggles with every clock pulse, the other Q_i toggles whenever all the lower order Q 's are at 1, when count enable line is at logic 1, the AND gate output placed at the T input, when all the previous flip-flops output were at 1, the flip-flop whose T input is at logic 1 toggles at the next clock pulse, as the no. of stages increases the no. of input to the AND gate also increases.

making use of the fact that ANDed output of all previous flip-flops are available at the output of each AND gate, the gating can be modified to keep the no. of input to the AND gates constant. \rightarrow 5M

Q) a) Draw the logic diagram, truth table and timing diagram of master-slave JK flip-flop and explain briefly.



truth table.

clk	J	K	Q ⁺	Q ⁺ ⁻
0	x	x	Q	Q ⁻
1	0	0	Q	Q ⁻
1	0	1	0	1
1	1	0	1	0
1	1	1	Q ⁻	Q

→ (JM)

→ (KM)


case 1: when clock is 0 & J, K are equal to logical 0 and 1, then we assume the Q = 1 & Q⁻ = 0. The S = 0 & R = 0, clock = 1 then Qm & Qm⁻ will be previous value which is nothing but Qm = 1 & Qm⁻ = 0.

case 2: when clock is 1 & J, K are equal to logical 1 & 0 then assume Q = 1 & Q⁻ = 0. The S = 0 & R = 0 then Qm & Qm⁻ will be in its previous state only i.e. Qm = 1 & Qm⁻ = 0.


case 3: when c = 1, J = 0 & K = 0 then for AND gate any one input is 0 then 0 will be 0. ∴ S = 0 & R = 0 then Qm & Qm⁻ take the previous value & the same is passed to Qs and Qs⁻.

case 4: when c = 1, J = 1 & K = 1, assuming Q = 1 & Q⁻ = 0 then S = 0 & R = 1 then Qm & Qm⁻ = 1 the same is passed to Qs & Qs⁻ ∴ Q⁺ = Q⁻ & Q⁺⁻ = Q.

case 5: when c = 0, the whatever may be the value of J and K then Q⁺ & Q⁺⁻ will take previous value.




6 b) Explain 4 bit binary ripple counter with logic and timing diagram.



Binary counters give the binary number sequence, $\rightarrow 5m$
 when the count enable or T flip are at logic 1, the output of each flip-flop toggles for every 0 to 1 transition of its clock input or at every positive edge of its clock input. The clock inputs of flip-flops FF_0, FF_1, FF_2, FF_3 are connected to \bar{Q} of the previous flip-flops. These flip-flops change states on the 1 to 0 transition of the Q outputs which corresponds to 0 to 1 transition of the \bar{Q} outputs.

$\rightarrow 2m$ 10M





7) a). Design mod-6 synchronous counter by using JK flip-flop, with excitation table, counting sequence.

counting sequence.

Q ₂	Q ₁	Q ₀
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1

0 0 0 - repeat

state diagram.



↳ (2m)

excitation table of J-K flip flop.

Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Excitation table.

Present state			next state			Input					
Q ₂	Q ₁	Q ₀	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	J ₂ K ₂		J ₁ K ₁		J ₀ K ₀	
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	0	0	0	X	1	0	X	X	1
1	1	0	X	X	X	X	X	X	X	X	X
1	1	1	X	X	X	X	X	X	X	X	X

↳ (2m)

$J_2 = Q_1 Q_0$

Q_2	$Q_1 Q_0$	00	01	11	10
0		0	0	0	0
1		x	x	x	x

$K_2 = Q_0$

Q_2	$Q_1 Q_0$	00	01	11	10
0		x	x	x	x
1		0	1	x	x

$J_1 = \overline{Q_2} Q_0$

Q_1	$Q_2 Q_0$	00	01	11	10
0		0	1	x	x
1		0	0	x	x

$K_1 = Q_0$

Q_1	$Q_2 Q_0$	00	01	11	10
0		x	x	1	0
1		x	x	x	x



$J_0 = 1$

Q_0	$Q_2 Q_1$	00	01	11	10
0		1	x	x	1
1		1	x	x	x

$K_0 = 1$


Q_0	$Q_2 Q_1$	00	01	11	10
0		x	1	1	x
1		x	1	x	x

state machine.



7 b) Draw and explain Mealy and Moore sequential circuit model and compare mealy and moore circuit model.

Mealy model.




* when the O/P of the sequential circuit depends on both present state and inputs of the flip-flops, then that sequential circuit is referred to as mealy model.

* It is in contrast to a moore machine, where O/P values are determined solely by its current state.

* It is for each state & i/p, at least one transition is possible in mealy machine.

moore model



* when the OP of a sequential circuit depends only on the present state of the flip-flop, then that sequential circuit is referred to as a moore model.

* In this the OP is derived using only present states of the flipflops or combination of it. → (3M)

* It has more states than a mealy machine;

Mealy model	moore model
<p>* output depends on present state and external input.</p> <p>* change in input affects the output.</p> <p>* It requires less no. of states for implementing a function.</p>	<p>* OP depends only on the present state of flipflop.</p> <p>* change in input doesnot affect the output.</p> <p>* It requires more no. of states for implementing a function.</p>

→ (3M)


8) a) Design a mod-6 synchronous counter using clocked T-flip-flop.

counting sequence.

Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1

0 0 0 - repeat

state diagram.



application table.

(T F-F).

Q	Q^+	T
0	0	0
0	1	1
1	0	1
1	1	0

→ (2M)

Excitation table,

Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	T_2	T_1	T_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	0	0	0	1	0	1
1	1	0	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x

10M

2M

T_2 Karnaugh map:

$Q_2 \backslash Q_1 Q_0$	00	01	11	10
0	0	0	1	0
1	0	1	x	x

$T_2 = Q_2 Q_0 + Q_1 Q_0$

T_1 Karnaugh map:

$Q_2 \backslash Q_1 Q_0$	00	01	11	10
0	0	1	1	0
1	0	0	x	x

$T_1 = Q_2 Q_0$


T_0 Karnaugh map:

$Q_2 \backslash Q_1 Q_0$	00	01	11	10
0	1	1	1	1
1	1	1	x	x

$T_0 = 1$


state machine,

4M



2M

b) construct the transition table, state table and state diagram for the sequential circuit shown.



1M

From figure.

$$J_A = B \quad K_A = \bar{A}B$$

$$J_B = \bar{A} \quad K_B = A \oplus B$$

$$F = A \oplus B$$

A	B	\bar{A}
0	0	1
0	1	1
1	0	0
1	1	0

J_A	J_B	K_A	K_B	F
0	0	1	0	0
0	1	1	0	0
1	0	0	1	1
1	1	0	1	1

Excitation table

P.S A B	n.s \bar{x}				O/P F	
	$x=0$		$x=1$		$x=0$	$x=1$
	J_A	K_A	J_B	K_B		
00	00	10	00	01	0	0
01	11	10	10	01	1	1
10	00	11	00	00	1	1
11	11	11	10	00	0	0

→ 2M

Transition table


P.S A B	n.s		O/P F	
	$x=0$	$x=1$	$x=0$	$x=1$
00	01	00	0	0
01	11	10	1	1
10	11	10	1	1
11	00	11	0	0

State table

State	$x=0$	$x=1$
$S_0(00)$	S_1	S_0
$S_1(01)$	S_3	S_2
$S_2(10)$	S_3	S_2
$S_3(11)$	S_0	S_3

→ 2M

→ 2M




→ 2M

→ 10M

9) a) design & draw neatly model of sequential detector circuit to detect the pattern 101.

For non-overlapping.



State table.

P.S	n.s x/z			
	x=0	z	x=1	z
A	A	0	B	0
B	C	0	B	0
C	A	0	A	1

→ (2M)

state assignment table.

A	B	C
00	01	10

Transition table.

P.S	n.s x/z			
	x=0	z	x=1	z
00	00	0	01	0
01	10	0	01	0
10	00	0	00	1
11	xx	x	xy	x

→ (2M)

Excitation table.

P.S	n.s x/z			
	x=0	z	x=1	z
F _A F _B				
0 0	0 0	0	0 1	0
0 1	1 0	0	0 1	0
1 0	0 0	0	0 0	1
1 1	xx	x	xy	x

→ (2M)

DA

F _B x	00	01	11	10
0	0	0	0	1
1	0	0	x	x

DA = F_B x̄

DB

F _B x	00	01	11	10
0	0	1	1	0
1	0	0	x	x



DB = F_A x̄

Z

F _A x	00	01	11	10
0	0	0	0	0
1	0	1	x	x

Z = F_A x

→ (4M)



b) Draw the block diagram of serial adder with accumulator & explain its working operation.

* shift registers x & y are used to hold n-bit number to be added.

* the x register is called as accumulator & the y register is called as addend register.

St (Strobe signal)

control circuit

clock

SE Sh x_3 x_2 x_1 x_0

x_i

SE Sh y_3 y_2 y_1 y_0

y_i

c_i

FA

OM

serial adder

operation of serial adder

→ 3m

T	x	y	c_i	s_i	(c_{i-1})
t_0	0101	0111	0	0	1
t_1	0010	1011	1	0	1
t_2	0001	1101	1	1	1
t_3	1000	1110	1	1	0
t_4	1100	0111	0	1	0

→ 3m

- * when shift = 1 & for rising edge of the clock serial IP is fed into x_3 and contents of register are shifted once.
- * at each clock times a pair of bits is added.
- * when $sh=1$ & for falling edge of clock sum bit is shifted into accumulator. c_{i-1} is shifted into D flip-flop & content of addend register shifted once and after 4 clock we get $sum = s_3 s_2 s_1 s_0$ & $c_{out} = c_4$

- 10) a). State the guidelines for constⁿ of state graph.
- * first, construct the some sample i/p and o/p sequence to understand the problem statement.
 - * determine under what condⁿs, if any circuit should reset to initial state.
 - * If only one or 2 sequences lead to a nonzero o/p a small error

Start is to construct a practical state graph for these sequences. Another way to get started is to determine what sequences or groups of sequences must be remembered by circuit and set up states accordingly.


Each time add an arrow to the state graph, determine whether it can go to one of the previously defined states or whether a new state must be added.

* check your graph to make sure there is one and only one path leaving each state for each combined values of the i/p variables.

* when graph is completed test it by applying the i/p sequences formulated in part and making sure the o/p sequences are correct.

↳ BM

b) Draw the block diagram of binary multiplier and explain its working principle.



If $LSB(m) = 0$ only $sh \rightarrow acc \rightarrow right$ one

$m=1$ $acc + multiplier = acc$.

$sh \rightarrow acc \rightarrow right$ one.

* Initially when start signal is given to control the control circuit loads multiplier into accumulator starting rising edge of clock lower level of accumulator & clears 5 high bits.


* u bit adder adds multiplicand with contents of accumulator & result is stored back into accumulator during rising edge of clock.

* If $m=0$ we get $Ad=1$ multiplicand is added to the accumulator register & result is stored in accumulator. then contents of accumulator is

↳ BM

* If $m=0$, addn will not be carried out & contents of accumulator are shifted right once.
 * after 4 shift present will be available in product register.
 * after complete multiplication control unit makes done = 1,

Q) Draw and explain the operation of FPGA implementation of a parallel adder with accumulator.



* Each bit of the adder can be implemented with two 3-v. -able function generators. one for the sum and one for the carry. The add signal is connected to the CE i/p of each flip-flop, so that the sum is latched by the falling clock edge when $Ad = 1$. the arrangement for generating the carries is slow, because the carry signal must propagate through a function generator & its external interconnects for each bit. Because adders are frequently used in FPGAs, most FPGAs built-in fast carry logic in addition to the function generators. If the fast carry logic is used, the bottom row of function generators at the fig above is not needed, & a parallel ac with an accumulator can be implemented using only one function generator for each bit.

↳ (3M)