

Third Semester B.E. Degree Examination, July/August 2021

Digital System Design

Max. Marks: 100

Note: Answer any FIVE full questions.

1. a. Define combinational logic circuit and place the following equation into the proper canonical form:

$$P = f(a, b, c) = ab' + ac' + bc \quad (04 \text{ Marks})$$
- b. Obtain minimal expression using k-map for the following incompletely specified function:

$$F(a, b, c, d) = \sum m(0, 1, 4, 6, 7, 9, 15) + \sum d(3, 5, 11, 13)$$
 and draw the circuit diagram using basic gates. (06 Marks)
- c. Minimize the expression using Quine Mecluskey method.

$$Y = \overline{ABCD} + \overline{ABC}\overline{D} + \overline{AB}\overline{CD} + \overline{ABC}\overline{D} + \overline{AB}\overline{CD} + \overline{ABC}\overline{D} \quad (10 \text{ Marks})$$
2. a. Place the following equations into the proper canonical form:
 - i) $G = f(w, x, y, z) = \overline{wx} + \overline{yz}$ (04 Marks)
 - ii) $T = f(a, b, c) = (a + \bar{b})(\bar{b} + c)$ (04 Marks)
- b. Obtain minimal logical expression for the given maxterm expression using K-map

$$f(a, b, c, d) = \pi M(0, 1, 4, 5, 6, 7, 9, 14) . \pi d(13, 15). \quad (06 \text{ Marks})$$
- c. Obtain all the prime implicants of the following Boolean function using Quine-Meckluskey method

$$f(a, b, c, d) = \sum(0, 2, 3, 5, 8, 10, 11).$$
 Verify the result using K map technique. (10 Marks)
3. a. Draw the circuit for 3 to 8 decoder and explain. (08 Marks)
- b. Implement the following Boolean function using 4:1 multiplexer.

$$F[A, B, C, D] = \sum m(0, 1, 2, 4, 6, 9, 12, 14). \quad (06 \text{ Marks})$$
- c. A combinational circuit is defined by the functions $F_1 = \sum m(3, 5, 7)$, $F_2 = \sum m(4, 5, 7)$. Implement the circuit with a programmable logic array having 3 inputs, 3 product terms and two outputs. (06 Marks)
4. a. Draw the key pad interfacing diagram to a digital system using 10-line decimal to BCD encoder and explain. (06 Marks)
- b. Explain Look-Ahead carry adder with neat diagram and relevant expression. (06 Marks)
- c. Design 2-bit comparator using gates. (08 Marks)
5. a. Explain the operation of a switch debouncer using S-R Latch with the help of circuit and waveforms. (06 Marks)
- b. Find characteristic equations for S-R and T. Flip flops with the help of function tables and explain. (06 Marks)
- c. Explain the working principle of 4-bit synchronous binary counts. (08 Marks)

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.
 2. Any revealing of identification, appeal to evaluator and /or equations written eg, $42+8=50$, will be treated as malpractice.

- 6 a. Draw the logic diagram, functional table and timing diagram of master-slave JK flip flop and explain briefly. (10 Marks)
- b. Explain four bit binary ripple counter with logic and timing diagram. (10 Marks)
- 7 a. Design mod-6 synchronous counter by using JK flip-flop, with excitation table. (10 Marks)
- b. Draw and explain Mealy and Moore sequential circuit model and compare mealy and Moore circuit models. (10 Marks)
- 8 a. Design a Mod-6 synchronous counter using clocked T Flip-Flop. (10 Marks)
- b. Construct the transition table, state table and state diagram for the sequential circuit shown in Fig.Q.8(b). (10 Marks)




Fig.Q.8(b)

CMRIT LIBRARY
MANICALUR - 560 037

- 9 a. Design and draw Mealy model of sequential detector circuit to detect the pattern 101. (10 Marks)
- b. Draw the block diagram of serial adder with accumulator and explain its working operation. (10 Marks)
- 10 a. State the guidelines for construction of state graph. (06 Marks)
- b. Draw the block diagram of binary multiplier and explain its working principle. (08 Marks)
- c. Draw and explain the operation of FPGA implementation of a parallel adder with accumulator. (06 Marks)

* * * *

Subject Name:- DSID

Subject Code:- IPEC34.

June / August - 2021

Scheme & Solution.

Prepared By :- Prof. Rahul. C. M. Rahal. C. M.

15.03.2022
Head of the Department
Dept. of Electrical & Computer Engineering
KLS MIT, Mysore (U.K.)

1) a) Define combinational logic circuit and place the following expression into the proper canonical form. $P = \bar{a}\bar{b} + \bar{a}\bar{c} + bc$

→ Combinational circuit is a circuit whose output at any time is purely determined by inputs at that time.

$$P = f(a, b, c) = \bar{a}\bar{b} + \bar{a}\bar{c} + bc$$

$$= \bar{a}\bar{b}(1 + \bar{c}) + \bar{a}\bar{c}(b + \bar{b}) + (a + \bar{a})bc$$

$$= \bar{a}\bar{b}c + \bar{a}\bar{b}\bar{c} + ab\bar{c} + \bar{a}\bar{b}\bar{c} + abc + \bar{a}bc$$

4M

b) Obtain minimal expression using k-map for the following incompletely specified function $F(a, b, c, d) = \{m(0, 1, 4, 6, 7, 9, 15), \{m(3, 5, 11, 13)\}$ & draw circuit diagram using basic gates.

$\bar{a} \bar{b} \bar{c} \bar{d}$	00	01	11	10
00	1	0	x	0
01	1	x	1	1*
11	0	12	x	0
10	0	8	1*	0


→ 2M

breakup no. prime implicant essential P.I epi cell no.

G_1	d	d	$\{9, 15\}$
G_2	$\bar{a}b$	$\bar{a}b$	$\{6\}$
G_3	$\bar{a}\bar{c}$	$\bar{a}\bar{c}$	$\{0\}$

→ 2M

$$y = d + \bar{a}b + \bar{a}\bar{c}$$



→ 2M

(c) minimize the exp' using Quine-Mccluskey method.

$$\begin{aligned}
 Y &= A\bar{B}C\bar{D} + \bar{A}B\bar{C}D + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} \\
 &= 0100, 0101, 1100, 1101, 1001, 0010, \\
 &= M_4, M_5, M_{12}, M_{13}, M_9, M_2, \\
 &= \Sigma m(2, 4, 5, 9, 12, 13).
 \end{aligned}$$

group	minterm	variables A B C D
1	2	0 0 1 0
	4	0 1 0 0 ✓
2	5	0 1 0 1 -
	9	1 0 0 1 ✓
	12	1 1 0 0 ✓
3	13	1 1 0 1 -
4	(4, 5)	0 1 0 -
	(4, 12)	- 1 0 0 ✓
5	(5, 13)	- 1 0 1 ✓
	(9, 13)	1 - 0 1
6	(4, 12, 5, 13)	- 1 0 -

Prime implicants decimal minterm

2 4 5 9 12 13

$B\bar{C}$

(4, 5, 12, 13)

x x (x) x

$A\bar{D}$

(9, 13)

(x) x (3^m)

$\bar{A}B\bar{C}$

(4, 5)

x x

$\bar{A}B\bar{C}\bar{D}$

(2) (x)

$$Y = B\bar{C} + A\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D}$$

→ (1^m)

on

2) a) place the given equations into proper canonical form

$$i) f_1 = f(x,y,z)(4,2) = \bar{w}x + y\bar{z}$$

$$= \bar{w}x(y+\bar{y})(z+\bar{z}) + y\bar{z}(w+\bar{w})(x+\bar{x})$$

$$= (\bar{w}xy + \bar{w}x\bar{y})(z+\bar{z}) + (y\bar{z}w + y\bar{z}\bar{w})(x+\bar{x})$$

$$= \bar{w}xyz + \bar{w}xy\bar{z} + \bar{w}x\bar{y}z + \bar{w}x\bar{y}\bar{z} + wxyz + wxy\bar{z} + \bar{w}\bar{z}y\bar{z} + \bar{w}x\bar{y}\bar{z}$$

$\rightarrow (2m)$

$$ii) f_2 = f(a,b,c) = (a+b)(\bar{b}+c)$$


$$= ((a+b)\bar{b} + (a+b)c) = ((a+b) + (\bar{b} + c) + ac)$$

$$= (a+b+c)(a+\bar{b}+\bar{c})(a+b+c)(\bar{a}+\bar{b}+\bar{c}),$$

$\rightarrow (2m)$

b) obtain minimal logical exp' for the given minterm exp' using

k-map $f(a,b,c,d) = \text{M}(0,4,11,5,6,17,9,14) + \text{D}(13,15)$,



$\rightarrow (2m)$

group no. prime implicants epi epi cel no.

$$b_{11} \quad c+d \quad c+\bar{d} \quad \{0,3,7,11\}$$

$$b_{12} \quad a+\bar{b} \quad \quad \quad$$

$$b_{13} \quad a+c \quad a+\bar{c} \quad \{5,9,13\}$$

$$b_{14} \quad \bar{b}+\bar{c} \quad \bar{b}+c \quad \{14,15\}$$

$\rightarrow (2m)$

$$y = (c+\bar{d})(a+c)(\bar{b}+\bar{c})$$

$\rightarrow (2m)$

c) obtain all prime implicants of the given Boolean function using Quine-Mccluskey method.

$f(a,b,c,d) = \{0,2,3,5,8,10,11\}$ verify using k-map technique.

group	minterm	variables a b c d
0	0	0 0 0 0
1	2	0 0 1 0
	8	1 0 0 0
2	3	0 0 1 1
	5	0 1 0 1
	10	1 0 1 0
3	11	1 0 1 1

0	(0, 2) (0, 8)	0 0 - 0 ✓ - 0 0 0 ✓
1	(2, 3) (2, 10) (8, 10)	0 0 1 - ✓ - 0 1 0 ✓ + 0 - 0 ✓
2	(3, 11) (0, 11)	- 0 1 1 ✓ 1 0 1 - ✓
0	(0, 2 + 8 + 10) (0, 8, 2, 10)	- 0 - 0 - 0 - 0
1	(2, 3, 10, 11) (2, 3, 10, 11)	- 0 1 - ✓ 0 0 1 - ✓

PI & terms
(Prime implicants)

$\bar{a} b \bar{c} d$

decimal

(5)

minterms

0 2 3 5 8 10 11

(X)

$\bar{b} \bar{d}$

(0, 2, 8, 10)

(X) X

(X) X

$\rightarrow 2m$

$\bar{b} c$


(2, 3, 10, 11)

X (X)

X (X)

$$\therefore Y = \bar{a} b \bar{c} d + \bar{b} \bar{d} + \bar{b} c \rightarrow 10$$

using k-map.




Group no.	P.I	epi	epi	complement	10m
G ₁	$\bar{b} \bar{d}$	$\bar{b} \bar{d}$		{0, 8}	
G ₂	$\bar{b} c$	$\bar{b} c$		{3, 11}	
G ₃	$\bar{a} b \bar{c} d$	$\bar{a} b \bar{c} d$		{5}	

$$Y = \bar{a} b \bar{c} d + \bar{b} \bar{d} + \bar{b} c$$

$\rightarrow 2m$

3) Draw the input circuit for 3-8 decoder and explain.

3-8 line decoder gives 8 logic outputs for 3 inputs and has a enable pin. The circuit is designed with AND and NAND logic gates. It takes 3 binary inputs and activates one of the eight outputs.



Truth table.

En	a	b	c	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	0	1

$$y_0 = En \bar{a} \bar{b} \bar{c}$$

$$y_1 = En \bar{a} \bar{b} c$$

$$y_2 = En \bar{a} b \bar{c}$$

$$y_3 = En \bar{a} b c$$

$$y_4 = En a \bar{b} \bar{c}$$

$$y_5 = En a \bar{b} c$$

$$y_6 = En a b \bar{c}$$


$$y_7 = En a b c$$

(8m)

→ (3m)


As shown in the truth table, only one output is at logic 1 for each of the input combination. The input combinations can be regarded as binary numbers.

→ (4m)



3 b) Implement the following boolean function using 4:1 mense

$$F(A, B, C, D) = \sum m(0, 1, 2, 4, 6, 9, 12, 14).$$



A	B	y
0	0	d0
0	1	d1
1	0	d2
1	1	d3

AB\CD	00	01	11	10	d0
00	1	0			
01	0	0	1		d1
11	0	0	0	1	d3
10	0	1	0	0	d2

CD\AB	00	01	11	10	d0
00	1	0	0	0	
01	0	1	0	0	d1
11	0	0	1	0	
10	0	1	0	0	d2

CD\AB	0001	1110	d0
0001	0	1	d3

CD	00	01	11	10	d3
00	1	0	1	1	d3 = 1.

$$d_0 = \bar{C} + \bar{D}$$


$$d_1 = \bar{D}$$

$$d_2 = \bar{C}D$$

3 c) A combinational circuit is defined by the functions
 $F_1 = \sum m(3, 5, 7)$, $F_2 = \sum m(4, 5, 7)$. Implement the circuit with a PLA having 3 IIP, 3 product terms and two OIP.

$$F_1 = \sum m(3, 5, 7) \\ = \bar{a}bc + \bar{a}\bar{b}c + abc$$

$$F_2 = \sum m(4, 5, 7) \\ = \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + abc$$




: $\rightarrow 2m$.

: $\rightarrow n^m$.

: $\rightarrow ab\bar{c}$.

: $\rightarrow b^n$.

- v) a) Draw the keypad interfacing diagram to digitized system
 - m using 10-line decimal to BCD encoder and explain.




It encodes nine data lines to four line BCD. the implied decimal zero condition requires no input condition, as 2000 is encoded when all nine data lines are at a high logic level, when the keys are open, all the I/P are at 1 and all the O/Ps are at 0, when any key is pressed the corresponding active low code appears at the O/P. $\rightarrow 1m$

Incidentally, the 74147 is also referred to as a priority encoder this is because the device awards priority to the highest order I/I

Decimal	Input.									Output			
	X ₁	X ₂	X ₃	X ₄	X ₅	X ₆	X ₇	X ₈	X ₉	D	C	B	A
0	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	0
2	x	0	1	1	1	1	1	1	1	1	1	1	0
3	x	x	0	1	1	1	1	1	1	1	1	1	0
4	x	x	x	0	1	1	1	1	1	1	0	1	1
5	x	x	x	x	0	1	1	1	1	1	0	1	1
6	x	x	x	x	x	0	1	1	1	1	0	1	0
7	x	x	x	x	x	x	0	1	1	1	0	0	1
8	x	x	x	x	x	x	x	0	1	1	1	0	0
9	x	x	x	x	x	x	x	x	0	1	1	0	0

→ 2m

Q. b) Explain Look-ahead carry adder with neat diagram and relevant exp'.



- * The parallel adder and subtractor are essentially ripple configuration.
- * The parallel adder and subtractor are essentially
- * The carry at any given stage would be available only after carry of previous stage had been generated.
- * The effect of propagation delay could be more and more permanent as no. of bits increases.
- * In order to remove carry dependency at each stage we go for carry look ahead adder.

$$\text{W.R.T. } C_{i+1} = a_i c_i + a_i b_i + b_i c_i$$

$$\therefore C_{i+1} = a_i b_i + (i(a_i + b_i)) \quad \textcircled{1}$$

$$g_i = (a_i \# b_i) \rightarrow \text{carry generate function}$$

$$P_i = a_i \# b_i \rightarrow \text{carry propagate function}$$

$$C_{i+1} = g_i + P_i C_i \quad \textcircled{2}$$

$$\text{At } i=0 \quad C_1 = g_0 + P_0 C_0 \quad \textcircled{3}$$

$$\text{Now } C_2 = g_1 + P_1 C_1 \quad \textcircled{4}$$

now substitute $\textcircled{3}$ in $\textcircled{4}$.

$$C_2 = g_1 + P_1(g_0 + P_0 C_0)$$


$$= g_1 + P_1 g_0 + P_1 P_0 C_0 \quad \textcircled{5}$$

$$\text{Now } C_3 = g_2 + P_2 C_2$$

$$= g_2 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0 \quad \textcircled{6}$$

$$C_4 = g_3 + P_3 C_3$$

$$= g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0 + P_3 P_2 P_1 P_0 C_0 \quad \textcircled{7}$$



Eqn. $\textcircled{5}$, $\textcircled{6}$ & $\textcircled{7}$ indicate that C_2, C_3, C_4 will function of only parallel inputs.

C) Design 2-bit comparator using gates.

Inputs				Outputs		
A	B			A>B	A=B	A<B
A ₀	A ₁	B ₀	B ₁			
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	0	0	0
1	0	1	0	0	0	0
1	0	1	1	0	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	0
1	1	1	0	0	0	0
1	1	1	1	0	0	0

$$(A > B) = \{m\{4, 8, 9, 12, 13, 14\}$$

$$(A = B) = \{m\{0, 5, 10, 15\}$$

$$(A < B) = \{m\{1, 2, 3, 6, 7, 11\}$$

		B ₀ B ₁				
		00	01	11	10	
A ₀ A ₁		00	00	01	11	10
00		00	00	01	11	10
01		01	11	00	01	10
11		11	10	11	00	11
10		10	00	11	11	00

$$A > B = A_0 \bar{B}_0 + A_1 \bar{B}_0 \bar{B}_1 + A_0 A_1 \bar{B}_1$$


		B ₀ B ₁			
		00	01	11	10
A ₀ A ₁		00	01	11	10
00		00	11	11	11
01		01	00	11	11
11		11	00	00	00
10		10	00	11	11

$$A \neq B = \bar{A}_0 \bar{B}_0 + \bar{A}_0 \bar{A}_1 \bar{B}_0 \bar{B}_1 + \bar{A}_1 \bar{B}_0 \bar{B}_1 + A_0 A_1 \bar{B}_0 \bar{B}_1$$


$$(A = B) = \bar{A}_0 \bar{A}_1 \bar{B}_0 \bar{B}_1 + \bar{A}_0 A_1 \bar{B}_0 \bar{B}_1 + A_0 A_1 B_0 \bar{B}_1 + A_0 A_1 B_0 \bar{B}_1$$

$$= (\bar{A}_0 \oplus B_0) \cdot (\bar{A}_1 \oplus B_1)$$



		B ₀ B ₁				
		00	01	11	10	
A ₀ A ₁		00	00	01	11	10
00		00	00	01	11	10
01		01	11	00	01	10
11		11	10	11	00	11
10		10	00	11	11	00



5) a) Explain the operation of a switch debouncer using SR latch with the help of circuit and waveforms.



SR latch.




→ 2m

* mechanical switches such as toggle switches or push button when switched from one position to another does 'double make' and 'break' operation. This is called switch bounce.
* When contact tap 'x' is moved from x to y at time t_1 , we can see several make and break operation takes place.

* Similar operation is seen at time t_2 when center contact is made to y to x.


* In order to avoid this we go for SR latch.



S	R	Q^+	\bar{Q}^+
0	0	Q	\bar{Q}
0	1	0	1
1	0	1	0
1	1	Invalid	state

→ 2m

6m



b) Find characteristic equations for S-R and T flip-flop with the help of function tables and explain.

The algebraic description of the next state table of a flip-flop is called the characteristic equation of the flip-flop. This description is easily obtained by constructing the K-map for Q^+ in terms of the present state and input variables. The characteristic equations specify only the functional behaviour of the flip-flops.

→ (2m)

for Q^+

S	R	Q	Q^+
0	0	0	0
0	1	0	1
1	0	1	0
1	1	-	-

$$Q^+ = S + \bar{R}Q.$$

is the characteristic static eqn of SR f-f.

→ (3m)

T flip flop.

T	Q
0	0
1	1

Function table.

T	Q	Q^+
0	0	0
0	1	1
1	0	1
1	1	0

T	Q	Q^+
0	0	0
0	1	1
1	0	1
1	1	0


$$Q^+ = T\bar{Q} + TQ$$

$$= T \oplus Q.$$

→ (1m)

c) Explain the working principle of a-bit synchronous binary counter.

If the clock pulses to be counted are applied simultaneously to the control input of all the flip-flops in the cascade, such counters are called as synchronous counters.




count	Q_3	Q_2	Q_1	Q_0	\bar{Q}_3	\bar{Q}_2	\bar{Q}_1	\bar{Q}_0
0	0	0	0	0	1	1	1	1
1	0	0	0	1	1	1	1	0
2	0	0	0	1	1	1	0	1
3	0	0	0	1	1	1	0	0
4	0	1	0	0	1	0	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	0	0
8	1	0	0	0	0	0	1	1
9	1	0	0	0	1	0	1	0
10	1	0	1	0	0	0	1	0
11	1	0	1	1	1	0	1	0
12	1	1	0	0	0	0	0	1
13	1	1	0	1	0	0	0	0
14	1	1	1	1	0	0	0	1
15	1	1	1	1	1	0	0	0

Observe that all toggles with every clock pulse, the others also toggle whenever all the toggle order $t-t$ are at 1, when count enable line is at logic 1. i.e. the AND gate output place at the T inputs, when all the previous flip-flops output are at 1. The flip-flop whose T input is at logic 1 toggles at the next clock pulse, as the no. of stages increases the no. of flip-flops to the AND gate also increases.

making use of the fact that ANDed output of cell previous flip-flops are available at the output of each AND gate, the gating can be modified to keep the no. of input to the AND gates constant.

(b) (e) Draw the logic diagram, function table and timing diagram of master-slave JK flip-flop and explain briefly.



+ truth table.

clk	J	K	Q^+	\bar{Q}^+
0	X	X	Q	\bar{Q}
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	0	0

$\rightarrow 3M$

$\rightarrow 2M$

case 1: when clock is 1 & J, K are equal to logical 0 and 1, then we assume the $Q=1$ & $\bar{Q}=0$. The $S=0$ & $R=0$, clock=1 then Q_m & \bar{Q}_m will be previous value which is nothing but $Q_m=1$ & $\bar{Q}_m=0$.

case 2:

when clock is 1 & J, K are equal to logical 1 & 0 then assuming $Q=1$ & $\bar{Q}=0$. the $S=0$ & $R=0$ then Q_m & \bar{Q}_m will be in its previous state only i.e., $Q_m=1$ & $\bar{Q}_m=0$.

case 3:


when $C=1$, $J=0$ & $K=0$ then for AND gate any one input is 0 then 0 will be 0. i.e. $S=0$ & $R=0$ then Q_m & \bar{Q}_m take the previous value & the same is passed to Q_s and \bar{Q}_s .

case 4:


when $C=1$, $J=1$ & $K=1$, assuming $Q=1$ & $\bar{Q}=0$ then $S=0$ & $R=1$ then Q_m & $\bar{Q}_m=1$ the same is passed to Q_s & \bar{Q}_s ; $Q^+=\bar{Q}$ & $\bar{Q}^+=Q$.

case 5:


when $C=0$, the whatever may be the value of J and K then Q^+ & \bar{Q}^+ will take previous value.




6 b) Explain 4 bit binary ripple counter with logic and timing diagram.



Binary counters output the binary number sequence. When the count enable or T input are at logic 1, the output of each flip-flop toggles for every 0 to 1 transition of its clock input or at every positive edge of its clock input. The clock inputs of flip-flops FF₁, FF₂, FF₃ are connected to Q₀ of the previous flip-flops. These flip-flops change states on the 1 to 0 transition of the Q outputs which correspondingly to 0 to 1 transition of the Q outputs.






7) a). Design mod-6 synchronous counter by using JK up - Hop . with excitation table.
counting sequence.

Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1

0 0 0 - repeat

state diagram.



10M
=

$\rightarrow 2^m$

application table of T-JK flip flop,

Q	Q^+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Excitation table.

Present State	next state	Inputs						
		Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	$J_2 K_2$
Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	$J_2 K_2$	$J_1 K_1$	$J_0 K_0$
0	0	0	0	0	1	0 X	0 X	1 X
0	0	1	0	1	0	0 X	1 X	X 1
0	1	0	0	1	1	0 X	X 0	1 X
0	1	1	1	0	0	1 X	X 1	X 1
1	0	0	1	0	1	X 0	0 X	1 X
1	0	1	1	0	0	0 X	X 0	X 1
1	1	0	X	X	X	X 1	0 X	X 1
1	1	1	X	X	X	X X	X X	X X

$\rightarrow 2^m$

J_2	$Q_1 Q_0$	00	01	11	10
Q_2	0	0	0	1	0
1	X	X	X	X	X

$$J_2 = Q_1 Q_0$$

J_2	$Q_1 Q_0$	00	01	11	10
Q_2	0	X	X	X	X
1	0	0	X	X	X

$$K_2 = Q_0$$

J_1	$Q_1 Q_0$	00	01	11	10
Q_2	0	0	1	X	X
1	0	0	X	X	X

$$J_1 = \overline{Q}_2 Q_0$$

K_1	$Q_1 Q_0$	00	01	11	10
Q_2	0	0	X	1	0
1	X	X	X	X	X

$$K_1 = Q_0$$


J_0	$Q_1 Q_0$	00	01	11	10
Q_2	0	1	X	X	1
1	1	X	X	X	X

$$J_0 = 1$$

K_0	$Q_1 Q_0$	00	01	11	10
Q_2	0	X	1	1	X
1	X	1	X	X	X

$$K_0 = 1$$

state machine.




↳ 2^M

b) Draw and explain Mealy and Moore sequential circuit model and compare mealy and moore circuit model.

Mealy model.

↳ 2^M




* when the O/P of the sequential circuit depends on both present state and inputs of the flip-flops, then that sequential circuit is referred to as mealy model.

* It is in contrast to a moore machine, whose o/p values are determined solely by its current state.

* It is for each state + i/p, atmost one transition is possible in mealy machine.

mealy model



* when the O/P of a sequential circuit depends only on the present state of the flip-flop, then that sequential circuit is referred to as a mealy model.

* In this the O/P is derived using only present states of the flipflops or combination of it. → 3m

* It has more states than a mealy machine;

Mealy model

* Output depends on present state and external input.

* Change in Input effects the output.

* It requires less no. of states for implementing a function.

moore model

* O/P depends only on the present state of flip flop.

* Change in input does not effect the output.

* It requires more no. of states for implementing a function.

→ 3m


Q) a) Design a mod-6 synchronous counter using clocked T-flip-flop.

counting sequence.

Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1

0 0 0 - repeat

state diagram.



application table.

(T F - F).

Q	Q^+	T
0	0	0
0	1	1
1	0	1
1	1	0


→ 2m

Excitation table,


Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	T_2	T_1	T_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	0	0	0	1	0	1
1	1	0	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x

10M.


→ 2M



$$T_2 = Q_2 Q_0 + Q_1 Q_0$$




$$T_1 = \bar{Q}_2 Q_0$$




$$T_0 = 1$$

→ 14M

state machine,



b) construct the transition table, state table and state diagram for the sequential circuit shown.




From figure.

$$J_A = B \quad K_A = \overline{X}B.$$

$$J_B = \overline{X} \quad K_B = A \oplus X$$


$$P = A \oplus B.$$

S_A	J_B	K_A	K_B	F
0	0	0	0	0
0	0	0	1	0
1	1	1	0	1
1	0	0	1	1
0	1	0	1	1
0	0	0	0	1
1	1	1	1	0
1	0	0	0	0



transition table.

P, S	n, l	OIPF
A, B	$x=0 \quad x=1$	$x=0 \quad x=1$
00	01	00
01	11	10
10	11	10
11	00	11








Excitation table

P, S	n, s, x	OIPF
A, B	$x=0 \quad x=1$	$x=0 \quad x=1$
00	00	10
01	11	10
10	00	11
11	11	11


State table.

State	$x=0$	$x=1$
$S_0(00)$	S_1	S_0
$S_1(01)$	S_3	S_2
$S_2(10)$	S_3	S_2
$S_3(11)$	S_0	S_3



- Q) a) design & draw mealy model of sequential detector circuit to detect the pattern 101.

Form non overlapping overlapping.



State table.

P.S	n.s	x/z		
	x=0	z	x=1	z
A	A	0	B	0
B	C	0	B	0
C	A	0	A	1

State assignment table.

A	B	C
00	01	10

→ (2M)

transition table.

P.S	n.s	x/z		
	x=0	z	x=1	z
00	00	0	01	0
01	10	0	01	0
10	00	0	00	1
11	XX	X	XY	X

L (2M)

D _A	F _{BX}
0	00 01 11 10
1	0 0 X X



$$D_A = F_B \bar{x}$$

D _B	F _{AX}
0	00 01 11 10
1	0 0 X X

$$D_B = F_A x$$

Z	F _{BX}
0	00 01 11 10
1	0 X X X

$$Z = F_A \bar{x}$$





b) Draw the block diagram of serial adder with accumulator & explain its working operation.


* shift registers x & y are used to hold n-bit number to be added.

* the x register is called as accumulator & the y register is called as addend register.

S_1 (street signal).




x_i




y_i

F.P.



C24

c_i



operation of serial adder.

→ 3m

T	x	y	c_i	s_i	(c_{i+1})
t0	0101	0111	0	0	1
t1	0010	1011	1	0	1
t2	0001	1101	1	1	1
t3	1000	1110	1	1	0
t4	1100	0111	0	(1)	(0)

→ 3m

* when shift = 1 & for falling edge of the clock serial IP is fed into s_3 and contents of sum register are shifted once.

* at each clock time 1 pair of bits is added.

* when sh=1 & for falling edge of clock sum bit is shifted into accumulator. c_{i+1} is shifted into D flip-flop & content of addend register shifted once and after 4 clock we get sum = $s_3 s_2 s_1 s_0 + c_{i+1}$

10) a). State the guidelines for const' of state graph.

* first, construct the some sample IP and OIP sequence to understand the problem statement.

* determine under what cond'n, if any circuit should reset initial state.


* If only one or 2 sequences lead to a nonzero OIP a and are

Start is to construct a partial state graph for these sequences, & another way to get started is to determine what sequences or groups of sequences must be remembered by circuit and set up states accordingly.


Each time add an arrow to the state graph, determine whether it can go to one of the previously defined states or whether new state must be added.

* check your graph to make sure there is one and only one path leaving each state for each combinationⁿ values of the I/P variables.

* when graph is completed test it by applying the I/P sequences formulated in part and making sure the O/P sequences are correct.



b) Draw the block diagram of binary multiplier and explain its working principle,



If LSB (M) $m=0$ only Sh \rightarrow acc \rightarrow right one

$m=1$ acc + multipli = acc.

Sh \rightarrow acc \rightarrow right one.

* Initially when start signal is given to control the control circuit loads multiplier into accumulator during rising edge of clock lower level of accumulators clear 5 highest bits.


* n bit adder adds multiplicand with contents of accumulator & result is stored back into accumulator during rising edge of clock.

* If $m=0$ we get $Ad=1$ multiplicand is added to the accumulator register & result is stored in accumulator. Then contents of accumulator is



- * If $M=0$, adder will not be carried out & contents of accumulator are shifted right once.
- * after 4 shift result will be available in product register.
- * after complete multiplication control unit makes done = 1.

Q) Draw and explain the operation of FPLA implementation of a parallel adder with accumulator.



* Each bit of the adder can be implemented with two 3-Vable function generators. one for the sum and one for the carry. The ad signal is connected to the CE input of each flip-flop, so that the sum is forced by the rising clock edge when Ad = 1, the arrangement for generating the carries is slow, because the carry signal must propagate through a function generator & lots external interconnects for each bit. Because adders are frequently used in FPGAs, most FPGAs build-in fast carry logic in addition to the function generators if the fast carry logic is used, the bottom row of function generators of the fig above is not needed, & a parallel adder with an accumulator can be implemented using only one fast generator for each bit.

→ (3m)