

CBGS SCHEME

USN

2	V	U	D	I	8	E	C	O	G	9
---	---	---	---	---	---	---	---	---	---	---

18EC72

Seventh Semester B.E. Degree Examination, Feb./Mar. 2022

VLSI Design

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. With necessary circuit diagram, explain the operation of tristate inverter. Also realize a 2 : 1 multiplexer using tristate inverter. (08 Marks)
- b. Implement a D flipflop using transmission gates and explain its operation with necessary timing diagram. (08 Marks)
- c. Realize CMOS compound gate for the function $Y = \overline{A(B+C)} + DE$. (04 Marks)

OR

- 2 a. Explain the operation of MOSFET with necessary diagrams. Also derive the equation for drain current in linear and saturation region of operation. (10 Marks)
- b. Draw the circuit of CMOS inverter and explain its DC transfer characteristics. (06 Marks)
- c. Explain the following non-ideal effects channel length modulation, mobility degradation. (04 Marks)

Module-2

- 3 a. Explain CMOS n-well fabrication process with necessary diagrams. (12 Marks)
- b. What is scaling. Compute drain current, power, current density and power density for constant field and constant voltage scaling. (08 Marks)

OR

- 4 a. Draw the layout of $Y = \overline{(A+B+C)D}$ and estimate the area. (08 Marks)
- b. Mention different types of MOSFET capacitances and explain with necessary diagrams and equations. (06 Marks)
- c. With neat diagram, explain lambda based design rules for wires and contacts. (06 Marks)

Module-3

- 5 a. Develop the RC delay model to compute the delay of the logic circuit and calculate the delay of unit sized inverter driving another unit inverter. (08 Marks)
- b. Explain Cascode Voltage Switch Logic (CVSL). Also realize two input AND/NAND using CVSL. (06 Marks)
- c. Explain linear delay model. Compare the logical efforts of the following gates with the help of schematic diagrams :
i) 2-input NAND gate ii) 3-input NOR gate. (06 Marks)

OR

- 6 a. Explain : i) pseudo nMOS ii) ganged CMOS with necessary circuit examples. (06 Marks)
- b. Estimate t_{pdI} and t_{pdR} of a 3-input NAND gate if the output is loaded with h identical gates. Use Elmore delay model. (08 Marks)
- c. Explain skewed gates with an example. (06 Marks)

Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.
 2. Any revealing of identification, appeal to evaluator and / or equations written eg, 42+8 = 50, will be treated as malpractice.

Module-4

- 7 a. With necessary circuit diagrams, explain resettable latches with
 i) synchronous reset
 ii) asynchronous reset.
 b. Compute the output voltage V_{out} in the following pass transistor circuits. Assume $V_t = 0.7$.
 (Ref. Fig.Q7(b)). (08 Marks)




Fig.Q7(b)

(06 Marks)

- c. With necessary diagram, explain a D flipflop with two-phase non-overlapping clocks. (06 Marks)

OR

- 8 a. With necessary circuit diagram explain 3-bit dynamic shift register with depletion load. (08 Marks)
 b. Realize $F = \overline{A_1 A_2 A_3} + \overline{B_1 B_2}$ using dynamic CMOS logic. Also explain the cascading problem in dynamic logic with necessary example. (08 Marks)
 c. Explain the general structure of ratioless synchronous dynamic logic with relevant diagram. (04 Marks)

Module-5

- 9 a. With necessary circuit diagram, explain the operation of three transistor DRAM cell. (08 Marks)
 b. Explain full CMOS SRAM cell with necessary circuit topology. (08 Marks)
 c. Explain the terms :
 i) Observability
 ii) Controllability
 iii) Fault coverage. (04 Marks)

OR

- 10 a. What is a fault model? Explain stuck-at model with examples. (07 Marks)
 b. Mention the approaches used in design for testability. Explain scan based testing using necessary diagrams. (07 Marks)
 c. Draw the circuit of 3-bit BIST register and explain. (06 Marks)

* * * * *

18 ECT2 (VLSI Design)

Scheme & Solution prepared by

1) Dr. Vikas Balikai

Falil

2). Prof. Deepak Sharma

D.

~~MR~~ 28.03.2022

Head of the Department
Dept. of Electronic & Communication Engg.
KLS V.D.I.T., HALIYAL (U.K.)



Karnatak Law Society's
Vishwanathrao Deshpande Institute of Technology, Haliyal - 581 329

Doc. No.: VDIT/ACAD/AR/05b

Rev. No.: 01

Page 1

Rev. Dt: 25/03/2021

Solution and Scheme for award of marks

AY: 2021-22

Department: E&C

Subject with Sub. Code: VLSI Design - 18EC72

Semester / Division: 7 / A&B

Name of Faculty: Dr. Vikas Balikai, Prof. Deepak Sharma



Q.No.	Solution and Scheme	Marks
1 a)	Module - 1	
	<u>Tristate Inverter</u>	08
A		Truth Table
EN		Y
1	0	1
1	1	0
0	0	z
0	1	z
(4m)		
2:1	<u>Multiplexer using tristate inverter</u>	
D ₀	S	
D ₁	S	
⇒		(4m)

Q.No.

Solution and Scheme

Marks




b) D flip flop using transmission gate







Explanation with Truth table — (4 m)

Clk	D	Q^+
0	x	Q
1	x	Q
↑	0	0
↑	1	1


Explanation.

Q.No.	Solution and Scheme	Marks
1C) Realization of CMOS gate for $Y = \overline{A(B+C)} + DE$	<p><u>Pulldown network</u></p> <p>$A(B+C) + DE$ OR (parallel) AND AND (series) OR (parallel)</p>  <p><u>Pull up network</u></p> <p>$A(B+C) + DE$ AND OR OR AND</p>  <p><u>CMOS gate</u></p>  <p style="text-align: right;">04</p> <p style="text-align: center;">OR</p>	

Q.No.	Solution and Scheme	Marks
2a)	<p>Case (i) Cut off region, $V_{gs} < V_t$.</p>  <p>Explanation No channel $I_{ds} = 0$.</p> <p>Case (ii): $V_{gs} > V_t$ and $V_{ds} = 0$ Case (iii) $V_{gs} > V_t$ and $V_{ds} < V_{gs} - V_t$.</p>   <p>I_{ds} increases with V_{ds}.</p> <p>Case (iv) $V_{gs} > V_t$ and $V_{ds} > V_{gs} - V_t$.</p>  <p>channel pinches off I_{ds} independent of V_{ds}</p> <p style="text-align: right;">— (0.4m)</p>	

Q.No.	Solution and Scheme	Marks
-------	---------------------	-------

Cross sectional view of nmos.




Non-saturated region

$$Q = CV = Cg V_{gs}$$

$$Q_{\text{channel}} = Cg \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right)$$

$$Cg = \frac{\epsilon_{ox} WL}{t_{ox}} = C_{ox} WL$$



$$\text{where } C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$V = \mu E$$

$$E = \frac{V_{ds}}{L} \quad \text{and} \quad T = \frac{L}{\mu \frac{V_{ds}}{2}}$$

$$I_{ds} = \frac{Q_{\text{channel}}}{T} = \frac{Cg \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right)}{\frac{L}{\mu \frac{V_{ds}}{2}}}$$

$$I_{ds} = \frac{\mu C_{ox} w}{L} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} \rightarrow \text{Current in linear region}$$

Saturation region: Substitute $V_{ds} = V_{gs} - V_t$

$$I_{ds} = \frac{\mu C_{ox} w}{L} \left[V_{gs} - V_t - \left(\frac{V_{gs} - V_t}{2} \right) \right] (V_{gs} - V_t)$$



$$= \frac{\mu C_{ox} w}{L} \left(\frac{V_{gs} - V_t}{2} \right)^2 = \frac{\beta}{2} (V_{gs} - V_t)^2 \rightarrow \text{saturation current}$$





(06 M)

Q.No.	Solution and Scheme	Marks
b)	<p><u>CMOS inverter</u></p> <p> $V_{GSN} = V_{in}$, $V_{GSP} = -(V_{DD} - V_{in})$ $V_{DSN} = V_{out}$, $V_{DSP} = -(V_{DD} - V_{out})$ Explanation — (3m) </p> <p> $V_{TC} — (3m)$ </p>	
(2c)	<p>channel length modulation — explanation with equations for $L_{eff} = L - L_d$,</p> $I_{ds} = \frac{\beta}{2} V_{SD}^2 \left(1 + \frac{V_{ds}}{V_n} \right) — (02M)$ <p><u>Mobility degradation</u> — <u>Explanation with equations</u></p> $\mu_{eff-n} = \frac{540}{V-s} \frac{Cm^2}{1 + \left(\frac{V_{gs} + V_t}{0.54 \frac{V}{nm} + t_{ox}} \right)^{1.55}}$ $\& \mu_{eff-p} = \frac{185}{V-s} \frac{Cm^2}{1 + \frac{V_{gs} + 1.5V_t}{0.388 \frac{V}{nm} + t_{ox}}}$ <p>— (02M)</p>	




Q.No.	Solution and Scheme	Marks
	<p style="text-align: center;"><u>Module - 2.</u></p> <p>3a) Explanation of CMOS n-well process with necessary diagrams and masks for the following steps. —</p> <ul style="list-style-type: none"> * n-well formation (n-well mask) * Brate formation (polysilicon mask) * n⁺ diffusion regions (n⁺ diffusion mask) * Definition of p⁺ regions (p⁺ diffusion mask) * Contact cut definition (Contact mask) * Metallization (metal mask) <p style="text-align: right;">— 0.6 x 0.2 m each.</p> <p>b) Definition of scaling with diagram — (0.2 m)</p> <p style="text-align: right;">$t_{ox}' = \frac{t_{ox}}{S}$</p> <p style="text-align: right;">$N'_D = N_D * S$</p>	

Q.No.	Solution and Scheme	Marks
<u>Constant field scaling</u>	<u>Current</u>	$I_D' = \frac{kn'}{2} \left[2(V_{DS}' - V_{T_0}') V_{DS}' - V_{DS}'^2 \right] = \frac{Skn}{2} \frac{1}{s^2} \left[2(V_{DS} - V_{T_0}) V_{DS} - V_{DS}^2 \right]$
$I_D'(\text{lin}) = \frac{kn}{s \cdot 2} \left[2(V_{DS} - V_{T_0}) V_{DS} - V_{DS}^2 \right] = \boxed{\frac{I_D(\text{lin})}{s}}$	<u>Power</u> : $P = I_D \cdot V_{DS}$	$P' = I_D' \cdot V_{DS}' = \frac{I_D}{s} \cdot \frac{V_{DS}}{s}$
$\boxed{P' = \frac{P}{s^2}}$	<u>Current density</u>	$\text{Current density} = \frac{I_D}{\text{Area}} = \frac{I_D'}{\text{Area}} = \frac{I_D}{s} = \frac{I_D \times s}{w \cdot L} = \frac{I_D}{s \cdot \frac{w \cdot L}{s}} = \frac{I_D}{\text{Area}}$
$\boxed{J' = J \cdot s}$	<u>Power density</u>	$\text{density} = \frac{P'}{\text{Area}} = \frac{P}{s^2} = \boxed{\frac{P}{\text{Area}}} \quad \text{--- (3M)}$
<u>Constant voltage scaling</u>	<u>Current</u>	$I_D'(\text{lin}) = \frac{kn'}{2} \left[2(V_{DS}' - V_{T_0}') V_{DS}' - V_{DS}'^2 \right]$
$I_D' = \frac{s \cdot kn}{2} \left[2(V_{DS} - V_{T_0}) V_{DS} - V_{DS}^2 \right] = \boxed{S I_D(\text{lin})}$	<u>Current density</u>	$\text{Current density} = \frac{I_D'}{\text{Area}} = \frac{s \cdot I_D}{s^2} = \boxed{\frac{s^3 \cdot I_D}{\text{Area}}}$
<u>Power density</u> = $\frac{P'}{\text{Area}} = \frac{I_D' V_{DS}'}{\text{Area}} = \frac{S \cdot I_D \cdot V_{DS}}{\text{Area}/s^2} = \boxed{\frac{S^3 \cdot P}{\text{Area}}} \quad \text{--- (3M)}$		

Q.No.	Solution and Scheme	Marks
4a)	<p>Layout diagram of $y = \overline{(A+B+C)D} - (SM)$</p> <p>Area estimation — (2M)</p> <p>Schematic — (1m)</p>  <p>Height $6 \times 8\lambda = 48\lambda$</p> <p>Width $5 \times 8\lambda = 40\lambda$</p>	08
4b)	<p>Diagram — (2M)</p>  <p>Mosfer model</p>	22

Q.No.	Solution and Scheme	Marks
4C)	<p>Explanation of design rules for wires — 4m</p>  <p>Polysilicon.</p>  <p>Explanation of design rules for contacts — (2M)</p>  <p>metal</p> <p>Metal 2</p> <p>Diffusion.</p> <p>metalsilicon</p> <p>metal 1 to diffusion</p> <p>Metal to polysilicon.</p> <p>Metal 1 to metal 2.</p> 	08

Q.No.	Solution and Scheme	Marks
5a)	<p style="text-align: center;"><u>Module - 3.</u></p> <p>Explanation of effective resistance capacitance with necessary notations — (02 M)</p> <p>Explanation of gate and diffusion capacitance with necessary notations — (02 M)</p> <p>equivalent circuit — (04 M).</p>	05
5b)	<p>Explanation of cascade voltage switch logic — (03 M).</p> <p>Two input AND/NAND using CVSL — (03 M).</p>	06

Q.No.	Solution and Scheme	Marks
5c)	<p>Explanation of linear delay model with the equation $d = f + p$ — (02M).</p> <p><u>Logical effort computation</u></p> <p><u>2 ilp NAND</u></p>  <p><u>3 ilp NOR</u></p>  <p>$C_{in} = 4$</p> <p>Logical effort $g = \frac{4}{3}$ — (02M)</p> <p>$g = \frac{7}{3}$ — (02M)</p> <p><u>unit sized inverter</u></p>  <p>$C_{in} = 3$</p>	06

6-a

Explain i) pseudo-nmos ii) ganged CMOS with necessary circuit examples


6M

Sol:


Pseudo nmos

A modified version of CMOS technology is known as pseudo nmos, in which PMOS is used as load instead of depletion mosfet.

$$\text{Ex} \quad Y = \overline{A(B+C)} + DE$$



General form



2M

This is a raised logic where adequate ratio for $\frac{\beta_{\text{driver}}}{\beta_{\text{load}}}$ is selected. It has only n+1 transistors.

In addition the capacitive load on each i/p is one unit as one transistor is used for each i/p.

Pseudo nmos has higher speed & low area.

3M

Ganged CMOS


In this type of circuit when $\beta_{\text{driver}} / \beta_{\text{load}}$ is equal to unity, then the circuit becomes destructive in nature. The o/p is '1' when i/p is 000 & o/p is '0' when i/p is 111. But for any other combinations V_{DD} gets shorted to V_{SS}, hence $\beta_{\text{driver}} / \beta_{\text{load}} \neq 1$.

6(a)

Continued.

When the ratio is greater than unity the pull down transistor will have higher sinking ability, thus ckt works as NOR

When ratio is greater than unity, then pull down has lesser sinking ability, then ckt behaves as Nand



$$\frac{\beta_{\text{driver}}}{\beta_{\text{load}}} > 1 \quad Z = \overline{a+b+c}$$

$$\frac{\beta_{\text{driver}}}{\beta_{\text{load}}} < 1 \quad Z = \overline{a.b.c}$$

im

//

6. b. Estimate $t_{pd}\text{f}$ & $t_{pd}\text{v}$ of a 3:1p Nand gate if the o/p is loaded with h identical gates. Use Elmore model 8M

Soln Each nand gate ~~per~~ load presents 5 units of C_{eq} capacitance on a given i/p.

Figure below shows the equivalent circuit including load for the falling transition.

Node n_1 has 3C Capacitance & Resistance $\leq R_{13}$ 3M



$$\text{Node } n_2 = 3C \quad R = R_{13} + R_{13}$$

$$\text{node } y \Rightarrow (9+5h)C \quad R = R_{13} + R_{13} + R_{13}$$

\therefore Elmore delay model for falling o/p is sum of these RC products

$$t_{pd}\text{f} = 3C[R_{13}] + 3C[R_{13} + R_{13}] + (9+5h)C[R_{13} + R_{13} + R_{13}]$$

$$\boxed{t_{pd}\text{f} = (12+5h)RC}$$



6c. Explain Skewed gates with an example. 6M


Sol.) If one of the op transition is more than the other, it results into a phenomenon known as skewing.

Ht-skew = gates favor the rising op transition
Lo-skew gates favor falling op transition

Example


inverter

unskewed




3M


Lo skew



Ht skew




nand gate




unskewed

Lo skew



Ht skew



3M


MODULE 04

7-a.

With necessary circuit diagrams, explain Resettable latches with
 i) Synchronous reset ii) asynchronous reset


8 M

Sol:




1M

Synchronous reset



2M

Asynchronous reset



2M

Most practical sequencing elements require a reset signal to enter a known initial state on startup.

There are two types of reset mechanism,

synchronous & asynchronous.

3M

Asynchronous forces ~~to~~ Q low immediately while synchronous reset waits for the clock.

T-a

Continued

Synchronous ~~reset~~ must be stable for a setup & hold time, while the asynchronous reset is characterized by propagation delay

Synchronous reset is simply requires ANDing the D flip with $\overline{\text{reset}}$.

Asynchronous reset requires gating both the data & the feedback to force the reset independent of clock.


T-b

Compute the o/p in the following pass transistor. Assume

$$V_f = 0.7V$$


6M

Soln



$$V_{out} = 2V_{\parallel}$$

3M



3M

$$V_{out} = 4 \cdot 3 V_{\parallel}$$


T-c

With necessary diagram, explain D flip flop with two phase overlapping clocks.

GM

Sol:

The non overlapping property of the 2 clock signals guarantees that at any given time, only one of the two clock signals can be active.



When clock 0 is active, the i/p levels of stage 1 & stage 3 are applied through the pass transistors while the i/p capacitances of stage 2 retain their previous values.

Ex

This allows us to incorporate the dynamic memory 3 stage depletion load nmos dynamic shift register.

//


8.a

With necessary diagram explain 3 bit shift register
(dynamic)


8M

Sol:

Figure shows a simple dynamic register element in both nmos & CMOS versions



Using the dynamic register element, a dynamic shift register can be constructed. A three bit shift register is as shown below.



Here LD = load and RD = Read. The CMOS version uses transmission gate.

When ϕ_1 = high the i/p bit gets transmitted to inverting buffer. When ϕ_2 = high then the bits are stored in thus the 3-bit shift register behaves as memory.


Upon subsequent non-overlapping clocks ϕ_1 & ϕ_2 the data can be shifted out at the opp side.

8.b

Realize $F = \overline{A_1 A_2 A_3} + \overline{B_1 B_2}$ using dynamic CMOS logic
Also explain the cascading problem in dynamic logic
with necessary example.

8M


Sol:



Cascading problem

Consider a two ip nand gates being cascading one after the other using the dynamic logic

2M




2M

Let $A = B = C = 1$

When the two ip are all '1' the waveforms of the above ckt looks like.

Evaluate



2M

According to the given ip $V_{01} = 0 \ \& \ V_{02} = 1$.


But here the second ip will not be in the expected state. The reason is V_{01} will not go low until its Capacitance is discharged completely.

8.16 **Continued** Hence there will be a small propagation delay. But as $C=1$, V_{O2} will go low. It will not go high until next precharge phase. Thus we have an erroneous o/p. 2M

This problem is solved by adding a delay to the 2nd stage, thus making the dynamic logic logic to go for extra gate.

8.16 Explain the general structure of ratioless synchronous dynamic logic with relevant diagram 4M

Ans




Under ratioed logic the valid o/p voltage of each stage is strictly determined by driver to load ratio.

Under ratioless synchronous logic in order to correctly transfer a logic high level after charge sharing the ratio of the capacitors C_{out}/C_{in} must be made large enough during circuit design. 2M

Since the valid logic low of $V_{O1}=0V$ can be achieved regardless of driver to load ratio, this circuit arrangement is known as ratioless dynamic logic. //

Q.9 With necessary ~~git~~¹⁰⁻² circuit diagram, explain 3T DRAM
Sln. 3T Dynamic RAM



WRITE Operation

When WR=1, RD=0 then T1 is ON. The content present on Bus will be stored as charges on gate capacitance of T2.

READ operation

When WR=1, RD=0, If any value is written as charge on gate capacitance of T2, in the previous cycle, then it can be read via transistor T1 & Bus.

Again, we can read the value stored in its previous cycle on T2 by making WR=0 & RD=1.

When RD=1 then T3 is ON & T2 will also be ON coz of charge present in gate capacitance. Thus T3 & T2 both are ON & they form a closed circuit to ground. And the bus gets connected to ground via T2 & T3.

Hence 0 will be read in place of 1.

8


2M

TM

2M

Capacitor value	WK	RD	Operation	Remarks
initially 5V	0	0	Hold	Since the gate capacitance has 5V in it (T_2) That value will be held as it is
0V	0	1	Read	Bus is pulled to ground Ex logic 0 is read for logic 1., (0V is read for 5V)
5V	1	0	write / Read	Write into the gate capacitance of T_1 or Read through T_1 if any prior value is present.
0V	1	1	Read	Read from T_1 in uncomplemented form or Read through $T_2 \& T_3$ in complemented form

Layout




9.6 Explain full CMOS SRAM cell with necessary circuit topology 8M


Soln SRAM memory cells are designed to permit the modification of data bits to be stored in array as well as retrieval on demand. 2M

Depending on the preserved state of the two inverter latch circuit, the data being held in the memory cell will be interpreted either as logic 0 or 1.


Usually two ~~two~~ nmos pass transistors are implemented to connect the 1-bit SRAM cell to the complementary lines.



(a) Symbolic representation



(b) generic circuit topology 2M



full cross SRAM cell

The load may be polysilicon resistors, depletion nmos or pmos depending on type of memory.

Q.b Continued.

The use of resistive load inverters with undoped polysilicon resistors in the latch structure typically results in a significantly more compact cell size compared with other alternatives.

- using a depletion load nmos will have better noise margin characteristics & lesser area

Q.c

Explain the terms i) observability (ii) Controllability, (iii) Fault Coverage

40%

Sol:

The observability of a particular circuit node is the degree to which you can observe that node at the outputs of an integrated circuits.

Controllability of an internal circuit node within a chip is a measure of the ease of setting the node to a 1 or 0 state. This metric is of importance when assessing the degree of difficulty in testing a particular signal within a circuit.

Fault coverage is a measure of goodness of a set of test vectors. For the vectors applied what percentage of chip are covered for various faults are considered here //

MODULE 05

10.a What is a fault model? Explain stuck-at-model with examples 7M


Sol:

Fault model is used to identify various types of faults that arise post manufacturing & are one of the most promising model identifying various types of faults. 1M

There are 2 types of stuck at faults

- stuck at open / closed 2M
- stuck at 1 / 0

Stuck at open / closed




Consider a simple PMOSFET. The source of PMOS was supposed to be connected to V_{DD} but due to some error, the line connecting V_{DD} is open. This results into an open circuit between source & V_{DD} resulting in high impedance. 2M

Stuck at closed

These faults are very critical when we go for combinational to sequential circuit conversion.

Stuck at faults = Stuck at 1 / 0 2M

Ex SA-1



Consider a NAND gate the if P A is stuck at 1 which means, the value of A will be always high at '1' irrespective of any input to A.

This may be due to a small metallic connection between pin 'A' and V_{DD} . This must be modelled. To model this we will be using various fault models.

- 10.b Mention the approaches used in design for testability. Explain Scan based testing using necessary diagram

soln


7M

There are 3 approaches in DFT

- Ad hoc testing
- Scan based approaches
- Built in Self test

1M

Scan based testing



The Scan based strategy has evolved to provide observability & controllability at each register.

- Here scan registers are used - The scan register is a D flip flop preceded by a multiplexer
- When scan signal is deasserted, the register behaves as a conventional register, storing data on D i/p.

3M

10.b

(Continued).

When SCAN is asserted, the data is loaded from the SI pins, which is connected in shift register fashion to the previous Q o/p in Scan chain.

- For the clk to load the Scan chain, SCAN is asserted & CLK is pulsed 8 times to load the first two ranks of 4 bit registers with data.
- SCAN is deasserted & CLK is asserted for one cycle to operate the clk normally with predefined i/p.


10.c

Draw the circuit of 3 bit BIST register & explain

Expt

GM

3-bit BIST



- The combination of signature analysis & the scan technique creates a structure known as BIST i.e built in self test.
- The 3 bit BIST is shown in figure is a scannable, resettable register that also can serve as a pattern generator & signature analyzer.
- In normal mode the flip flops behave normally with their D i/p & Q o/p.
- In scan mode the flip flop work as 3 bit shift register.

10.c

Continued...

- If all D inputs are held low, Q outputs loops through a pseudorandom bit sequence which can serve as inputs to combinational logic.
- BIST is performed first by resetting the syndrome in the Q register. //