

CBCS SCHEME

USN

2 U D 1 8 E C O G 9

18EC72

Seventh Semester B.E. Degree Examination, Feb./Mar. 2022 VLSI Design

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. With necessary circuit diagram, explain the operation of tristate inverter. Also realize a 2 : 1 multiplexer using tristate inverter. (08 Marks)
- b. Implement a D flipflop using transmission gates and explain its operation with necessary timing diagram. (08 Marks)
- c. Realize CMOS compound gate for the function $Y = \overline{A(B+C) + DE}$. (04 Marks)

OR

- 2 a. Explain the operation of MOSFET with necessary diagrams. Also derive the equation for drain current in linear and saturation region of operation. (10 Marks)
- b. Draw the circuit of CMOS inverter and explain its DC transfer characteristics. (06 Marks)
- c. Explain the following non-ideal effects channel length modulation, mobility degradation. (04 Marks)

Module-2

- 3 a. Explain CMOS n-well fabrication process with necessary diagrams. (12 Marks)
- b. What is scaling. Compute drain current, power, current density and power density for constant field and constant voltage scaling. (08 Marks)

OR

- 4 a. Draw the layout of $Y = \overline{(A+B+C)D}$ and estimate the area. (08 Marks)
- b. Mention different types of MOSFET capacitances and explain with necessary diagrams and equations. (06 Marks)
- c. With neat diagram, explain lambda based design rules for wires and contacts. (06 Marks)

Module-3

- 5 a. Develop the RC delay model to compute the delay of the logic circuit and calculate the delay of unit sized inverter driving another unit inverter. (08 Marks)
- b. Explain Cascode Voltage Switch Logic (CVSL). Also realize two input AND/NAND using CVSL. (06 Marks)
- c. Explain linear delay model. Compare the logical efforts of the following gates with the help of schematic diagrams :
i) 2-input NAND gate ii) 3-input NOR gate. (06 Marks)

OR

- 6 a. Explain : i) pseudo nMOS ii) ganged CMOS with necessary circuit examples. (06 Marks)
- b. Estimate t_{pdr} and t_{pdr} of a 3-input NAND gate if the output is loaded with h identical gates. Use Elmore delay model. (08 Marks)
- c. Explain skewed gates with an example. (06 Marks)

Module-4

- 7 a. With necessary circuit diagrams, explain resettable latches with
 i) synchronous reset
 ii) asynchronous reset. (08 Marks)
- b. Compute the output voltage V_{out} in the following pass transistor circuits. Assume $V_t = 0.7$.
 (Ref. Fig.Q7(b)).




Fig.Q7(b)

(06 Marks)

- c. With necessary diagram, explain a D flipflop with two-phase non-overlapping clocks. (06 Marks)

OR

- 8 a. With necessary circuit diagram explain 3-bit dynamic shift register with depletion load. (08 Marks)
- b. Realize $F = A_1A_2A_3 + B_1B_2$ using dynamic CMOS logic. Also explain the cascading problem in dynamic logic with necessary example. (08 Marks)
- c. Explain the general structure of ratioless synchronous dynamic logic with relevant diagram. (04 Marks)

Module-5

- 9 a. With necessary circuit diagram, explain the operation of three transistor DRAM cell. (08 Marks)
- b. Explain full CMOS SRAM cell with necessary circuit topology. (08 Marks)
- c. Explain the terms :
 i) Observability
 ii) Controllability
 iii) Fault coverage. (04 Marks)


OR

- 10 a. What is a fault model? Explain stuck-at model with examples. (07 Marks)
- b. Mention the approaches used in design for testability. Explain scan based testing using necessary diagrams. (07 Marks)
- c. Draw the circuit of 3-bit BIST register and explain. (06 Marks)

18ECT72 (VLSI Design)

Scheme & Solution prepared by

1.) Dr. Vikas Balikai 

2.) Prof. Deepak Sharma 


28.03.2022

Head of the Department
Dept. of Electronic & Communication Engg.
KLS V.D.I.T., HALIYAL (U.K.)





Department: E&C

Subject with Sub. Code: VLSI Design - 18EC72

Semester / Division: 7 /A&B


Name of Faculty: Dr. Vikas Balikai, Prof. Deepak Sharma

Q.No.	Solution and Scheme	Marks															
1 a)	<p style="text-align: center;">Module - 1</p> <p><u>Tristate Inverter</u></p>  <p style="text-align: center;">Truth Table</p> <table border="1" data-bbox="750 729 1069 1017"><thead><tr><th>EN</th><th>A</th><th>Y</th></tr></thead><tbody><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td><td>Z</td></tr><tr><td>0</td><td>1</td><td>Z</td></tr></tbody></table> <p style="text-align: right;">(4m)</p> <p><u>2:1 Multiplexer using tristate inverter</u></p>  <p style="text-align: right;">(4m)</p>	EN	A	Y	1	0	1	1	1	0	0	0	Z	0	1	Z	08
EN	A	Y															
1	0	1															
1	1	0															
0	0	Z															
0	1	Z															

1c) Realization of CMOS gate for $y = \overline{A(B+C) + DE}$


Pulldown network

$A(B+C) + DE$
 OR (parallel)
 AND AND (series)
 OR (parallel)




Pull up network

$A(B+C) + DE$
 AND
 OR OR
 AND




CMOS Gate



(OR)


04

2a) Case (i) Cutoff region, $V_{gs} < V_t$.




Explanation
No channel
 $I_{ds} = 0$.


Case (ii): $V_{gs} > V_t$ and $V_{ds} = 0$



Case (iii) $V_{gs} > V_t$ and



Case (iv) $V_{gs} > V_t$ and $V_{ds} > V_{gs} - V_t$



channel pinches off
 I_{ds} independent of V_{ds}


— (04m)

Q.No.

Solution and Scheme

Marks

Cross sectional view of nmos.

Non-saturated region

$$Q = CV = C_g V_{gc}$$


$$Q_{\text{channel}} = C_g \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right)$$

$$C_g = \frac{\epsilon_{ox} WL}{t_{ox}} = C_{ox} WL$$

$$\text{where } C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$V = \mu E$$

$$E = \frac{V_{ds}}{L} \quad \text{and} \quad \tau = \frac{L}{\mu \frac{V_{ds}}{L}}$$



$$I_{ds} = \frac{Q_{\text{channel}}}{\tau} = \frac{C_g \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right)}{\frac{L}{\mu \frac{V_{ds}}{L}}}$$

$$I_{ds} = \frac{\mu C_{ox} w}{L} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} \rightarrow \text{Current in linear region}$$


Saturation region: substitute $V_{ds} = V_{gs} - V_t$

$$I_{ds} = \frac{\mu C_{ox} w}{L} \left[V_{gs} - V_t - \frac{(V_{gs} - V_t)}{2} \right] (V_{gs} - V_t)$$

$$= \frac{\mu C_{ox} w}{L} \left(\frac{V_{gs} - V_t}{2} \right)^2 = \frac{\beta}{2} (V_{gs} - V_t)^2 \rightarrow \text{saturation current}$$

————— (06 M)


b) CMOS inverter



$$V_{gsn} = V_{in}, \quad V_{gsp} = -(V_{DD} - V_{in})$$

$$V_{dsn} = V_{out}, \quad V_{dsp} = -(V_{DD} - V_{out})$$

Explanation — (3m)



V_{TC} — (3m)

(2c) channel length modulation — explanation with equations for $L_{eff} = L - L_d$.

$$I_{ds} = \frac{\beta}{2} V_{ST}^2 \left(1 + \frac{V_{ds}}{V_n} \right) \quad \text{--- (0.2M)}$$

Mobility degradation — explanation with equations

$$\mu_{eff-n} = \frac{540 \frac{cm^2}{V-s}}{1 + \left(\frac{V_{gs} + V_t}{0.54 \frac{V}{nm} t_{ox}} \right)^{1.55}}$$

$$\& \mu_{eff-p} = \frac{185 \frac{cm^2}{V-s}}{1 + \frac{|V_{gs} + 1.5V_t|}{0.388 \frac{V}{nm} t_{ox}}}$$

— (0.2M)

Module - 2.


3a) Explanation of CMOS n-well process with necessary diagrams and masks for the following steps. —

- * n-well formation (n-well mask)
- * Gate formation (polysilicon mask)
- * n⁺ diffusion regions (n⁺ diffusion mask)
- * Definition of p⁺ regions (p⁺ diffusion mask)
- * Contact cut definition (Contact mask)
- * Metallozation (metal mask)

— 06 x 02 m each.

b)

Definition of scaling with diagram — (02 m)



$$t_{ox}' = \frac{t_{ox}}{s}$$

$$N_D' = N_D * s$$

Constant field scaling

Current

$$I_D' = \frac{kn'}{2} \left[2 (V_{GS}' - V_{TO}') V_{DS}' - V_{DS}'^2 \right] = \frac{Skn}{2} \frac{1}{s^2} \left[2(V_{GS} - V_{TO}) V_{DS} - V_{DS}^2 \right]$$

$$I_D'(\text{lin}) = \frac{kn}{s \cdot 2} \left[2 (V_{GS} - V_{TO}) V_{DS} - V_{DS}^2 \right] = \boxed{\frac{I_D(\text{lin})}{s}}$$

Power : $P = I_D \cdot V_{DS}$

$$P' = I_D' \cdot V_{DS}' = \frac{I_D}{s} \cdot \frac{V_{DS}}{s}$$

$$\boxed{P' = \frac{P}{s^2}}$$

Current density = $\frac{I_D}{\text{Area}} = \frac{I_D'}{\text{Area}'} = \frac{I_D}{\frac{W}{s} \cdot \frac{L}{s}} = \frac{I_D \times s}{\text{Area}}$

Power density = $\boxed{J' = J \cdot s}$

$$\text{density} = \frac{P'}{\text{Area}} = \frac{\frac{P}{s^2}}{\frac{\text{Area}}{s^2}} = \boxed{\frac{P}{\text{Area}}} \quad \text{--- (3M)}$$

Constant voltage scaling

Current : $I_D'(\text{lin}) = \frac{kn'}{2} \left[2 (V_{GS}' - V_{TO}') V_{DS}' - V_{DS}'^2 \right]$

$$I_D' = \frac{s \cdot kn}{2} \left[2 (V_{GS} - V_{TO}) V_{DS} - V_{DS}^2 \right] = \boxed{s I_D(\text{lin})}$$

Current density = $\frac{I_D'}{\text{Area}} = \frac{s \cdot I_D}{\frac{\text{Area}}{s^2}} = \boxed{\frac{s^3 \cdot I_D}{\text{Area}}}$

Power density = $\frac{P'}{\text{Area}} = \frac{I_D' V_{DS}'}{\text{Area}'} = \frac{s \cdot I_D \cdot V_{DS}}{\text{Area} / s^2} = \boxed{\frac{s^3 \cdot P}{\text{Area}}} \quad \text{--- (3M)}$

Q.No.

Solution and Scheme


Marks

4a)

Layout diagram of $Y = (A+B+C)D$ — (5M)

Area estimation — (2M)

Schematic — (1m)



08

4b)






Diagram — (2M)

Explanation of oxide related capacitances with C_{gb} , C_{gs} & C_{gd} equations — (02 M).


Explanation of junction capacitance with five junction capacitance indication — (02 M)

28



4C) Explanation of design rules for wires — 4m



Polysilicon.



Explanation of design rules for contacts — (2M)




Module - 3.

5a) Explanation of effective resistance capacitance with necessary notations — (02M)

Explanation of gate and diffusion capacitance with necessary notations — (02M)

equivalent circuit — (04M).


05



5b) Explanation of cascade voltage switch logic — (03M)

Two input AND (NAND using CVSL) — (03M)


06



5C) Explanation of linear delay model with the equation $d = f + P$ — (02M).

Logical effort Computation.


2 ilp NAND



$C_{in} = 4$

Logical effort $g = \frac{4}{3}$ — (02M)

3 ilp NOR




$C_{in} = 7$

$g = \frac{7}{3}$ — (02M)

06

Unit sized inverter



$C_{in} = 3$

6-a

Explain i) pseudo-nmos ii) ganged CMOS with necessary circuit examples


6M

8/10


Pseudo nmos

A modified version of CMOS technology is known as pseudo nmos, in which pmos is used as load instead of depletion mosfet.

Ex $Y = \overline{A(B+C)} + DE$



General form



2M

This is a ratioed logic where adequate ratio for $\frac{P_{driver}}{P_{load}}$ is selected. It has only $n+1$ transistors

In addition the capacitive load on each i/p is one unit as one transistor is used for each i/p.

Pseudo nmos has higher speed & low area.

3M


Ganged CMOS

In this type of circuit when P_{driver} / P_{load} is equal to unity, then the circuit becomes destructive in nature. The o/p is '1' when i/p is 000 & o/p is '0' when i/p is 111. But for any other combinations V_{DD} gets shared to V_{SS} hence $P_{driver} / P_{load} \neq 1$.

6. a
Continued.

When the ratio is greater than unity the pull down transistor will have higher sinking ability, thus ckt works as NOR

When ratio is greater than unity, then pull down has lesser sinking ability, thus ckt behaves as NAND



$$\frac{P_{drive}}{B_{load}} > 1 \quad Z = \overline{a+bc}$$

$$\frac{P_{drive}}{B_{load}} < 1 \quad Z = \overline{abc}$$

//

107

6. b

Estimate t_{pdf} & t_{pdr} of a 3:1 p Nand gate if the o/p is loaded with h identical gates. Use Elmore model

8M

Soln

Each nand gate ~~pre~~ load presents 5 units of Cap Capacitance on a given i/p.

Figure below shows the equivalent ckt including load for the falling transition.

Node n_1 has 3C Capacitance & Resistance of R_{13}

Node $n_2 = 3C \quad R = R_{13} + R_{13}$


node $y \Rightarrow (9+5h)C \quad R = R_{13} + R_{13} + R_{13}$

3M


\therefore Elmore delay model for falling o/p is sum of these RC products

$$t_{pdf} = 3C [R_{13}] + 3C [R_{13} + R_{13}] + (9+5h)C [R_{13} + R_{13} + R_{13}]$$

$$t_{pdf} = (12+5h)RC$$



3M



6c.

Explain Skewed gates with an example.

5M

Solⁿ


If one of the i/p transition is more than the other, it results into a phenomenon known as skewing.

Hi skew = gates favor the rising o/p transition
Lo-skew gates favor falling o/p transition

Example


inverter

unskewed




3M

Lo skew






Hi skew



nand gate

Lo skew

Hi skew



unskewed


3M

MODULE 04


7-a.

With necessary circuit diagrams, explain resettable latches with (i) Synchronous reset (ii) asynchronous reset


80/0



Synchronous reset



Asynchronous reset



Most practical sequencing elements require a reset signal to enter a known initial state on startup.

There are two types of reset mechanism,

synchronous & asynchronous.

Asynchronous forces ~~the~~ Q low immediately while synchronous reset waits for the clock.

8M

1M

2M

2M

3M

7.a
Continued

Synchronous ~~reset~~ reset must be stable for a setup & hold time, while the asynchronous reset is characterized by propagation delay


Synchronous reset is simply requires ANDing the D flip with $\overline{\text{reset}}$.

Asynchronous reset requires gating both the data & the feedback to force the reset independent of clock.


7.b

Compute the o/p in the following pass transistor. Assume $V_t = 0.7V$.

Soln.



$$A = 4 \quad B = 3 \quad V_{out} = 2V //$$



$$A = 4.3 \quad B = 4.3 \quad C = 4.3 \quad V_{out}$$

$$V_{out} = 4.3V //$$




6M

3M

3M

7-c With necessary diagram, explain D flip flop with two phase overlapping clocks. SM

Soln: The non overlapping property of the 2 clock signals guarantees that at any given time, only one of the two clock signals can be active.



When clock 0 is active, the i/p levels of stage 1 & stage 3 are applied through the pass transistors while the i/p capacitances of stage 2 retain their previous values.

This allows us to incorporate the dynamic memory 3 stage depletion load nmos dynamic shift register.

Ex


8.a

With necessary diagram explain 3 bit shift register (dynamic)


8M

Soln

Figure shows a simple dynamic register element in both nmos & CMOS versions



Using the dynamic register element, a dynamic shift register can be constructed. A three bit shift register is as shown below.



Here LD = Load and RD = Read. The CMOS version uses transmission gate.

When $\phi_1 = \text{high}$ the i/p bit gets transmitted to inverting buffer when $\phi_2 = \text{high}$ then the bits are stored & thus the 3-bit shift register behaves as memory.


Upon subsequent non-overlapping clocks ϕ_1 & ϕ_2 the data can be shifted out at the opp side.

8.b

Realize $F = A_1 A_2 A_3 + B_1 B_2$ using dynamic CMOS logic
 Also explain the cascading problem in dynamic logic with necessary example.

8M


Soln



Cascading problem


Consider a two i/p nand gates being cascading one after the other using the dynamic logic

2M



2M

Let $A = B = C = 1$
 When the two i/p are all '1' the waveforms of the above ckt looks like.



2M

According to the given i/p $V_{01} = 0$ & $V_{02} = 1$.
 But here the second o/p will not be in the expected state. The reason is V_{01} will not go low until its Capacitance is discharged completely

8.6
Continued

Hence there will be a small propagation delay
But as $C=1$, V_{o2} will go low. It will not go high until next precharge phase. Thus we have an erroneous o/p.


2M

This problem is solved by adding a delay to the 2nd stage, thus making the dynamic logic to go for extra gate.

8.6 Explain the general structure of ratioless synchronous dynamic logic with relevant diagram

4M

8.6



2M


Under ratioless logic the valid o/p voltage of each stage is strictly determined by driver to load ratio.

Under ratioless synchronous logic in order to correctly transfer a logic high level after charge sharing the ratio of the capacitors C_{out}/C_{in} must be made large enough during circuit design

2M

Since the valid logic low of $V_{o2} = 0V$ can be achieved regardless of driver to load ratio, this ckt arrangement is known as ratioless dynamic logic. //

Q.9 With necessary ~~10.2~~ circuit diagram, explain 3T DRAM
 Sfn. 3-T Dynamic RAM



WRITE Operation

When $WR=1$, $RD=0$ then $T1$ is ON. The content present on Bus will be stored as charges on gate capacitance of $T2$.

READ operation

When $WR=1$, $RD=0$, If any value is written as charge on gate capacitance of $T2$, in the previous cycle, then it can be read via transistor $T1$ & Bus.

Again, we can read the value stored in its previous cycle on $T2$ by making $WR=0$ & $RD=1$.


When $RD=1$ then $T3$ is ON & $T2$ will also be ON coz of charge present in gate capacitance. Thus $T3$ & $T2$ both are ON & they form a closed circuit to ground. And the bus gets connected to ground via $T2$ & $T3$.

Hence 0 will be read in place of 1.

Capacitor value	WK	RD	Operation	Remarks
initially 5V	0	0	Hold	Since the gate capacitance has 5V in it (T ₂) that value will be held as it is
↓ 0V	0	1	Read	Bus is pulled to ground & logic 0 is read for logic 1. (0V is read for 5V)
↓ 5V	1	0	write/ Read	Write into the gate capacitance of T ₁ or Read through T ₁ if any prior value is present.
↓ 0V	1	1	Read	Read from T ₁ in uncomplimented form or Read through T ₂ & T ₃ in complimented form

3M

Layout




9.6 Explain full CMOS SRAM cell with necessary ckt topology 8M


Sfn SRAM memory ckt are designed to permit the modification of data bits to be stored in array as well as retrieval on demand. 8M

Depending on the preserved state of the two inverter latch circuit, the data being held in the memory cell will be interpreted either as logic '0' or '1'.


Usually two ~~cmos~~ nmos pass transistors are implemented to connect the 1-bit SRAM cell to the complementary lines.



(a) Symbolic representation 2M



(b) generic circuit topology 2M



Full CMOS SRAM cell 2M

The load may be polysilicon resistors, depletion-nmos or pmos depending on type of memory.

Q.6 Continued.

The use of resistive load inverters with undoped polysilicon resistors in the later structure typically results in a significantly more compact cell size compared with other alternatives.

- using a depletion load nmos will have better noise margin characteristics & lesser area

Q.7 Explain the terms i) observability, (ii) controllability, (iii) fault coverage

409

Soln

The observability of a particular circuit node is the degree to which you can observe that node at the outputs of an integrated circuit.

Controllability of an internal circuit node within a chip is a measure of the ease of setting the node to a 1 or 0 state. This metric is of importance when assessing the degree of difficulty in testing a particular signal within a circuit.

Fault coverage is a measure of goodness of a set of test vectors. For the vectors applied what percentage of chip are covered for various faults are considered here //

MODULE 05

10.a What is a fault model? Explain stuck-at-model with examples

Solⁿ


Fault model is used to identify various types of faults that arise post manufacturing & are one of the most promising model identifying various types of faults.

There are 2 types of stuck at faults

- Stuck at open / closed

- stuck at 1/0

Stuck at open / closed



Consider a simple PMOSFET. The source of PMOS was supposed to be connected to V_{DD} but

due to some error, the line connecting V_{DD} is open. This results into an open ckt betⁿ source & V_{DD} resulting in high impedance.

Stuck at closed

These faults are very critical when we go for combinational to sequential circuit conversion.

Stuck at faults = stuck at 1/0

Ex SA-1



Consider a NAND gate. If the i/p A is stuck at 1 which means, the value of A will be always held at '1' irrespective of any i/p to A.


This may be due to a small metallic connection between pin A and V_{DD} . This must be modelled. To model this we will be using various fault models.

10.6 Mention the approaches used in design for testability. Explain scan based testing using necessary diagram

80/12 There are 3 approaches in DFT

- Adhoc testing
- Scan based approaches
- Built in Self test

Scan based testing



The Scan based strategy has evolved to provide observability & controllability at each register.

- Here scan registers are used - The scan register is a D flip flop preceded by a multiplexer
- When scan signal is deasserted, the register behaves as a conventional register, storing data on D ilp.

10.6

Continued.

When SCAN is asserted, the data is loaded from the SI pins, which is connected in shift register fashion to the previous Q out in Scan chain.


- For the ckt to load the scan chain, SCAN is asserted & CLK is pulsed 8 times to load the first two banks of 4 bit registers with data.
- SCAN is deasserted & CLK is asserted for one cycle to operate the ckt normally with predefined i/p.

10.c Draw the circuit of 3 bit BIST register & explain

So/p

GM

3-bit BIST



- The combination of signature analysis & the scan technique creates a structure known as BIST i.e. built in self test.
- The 3 bit BIST is shown in figure is a scannable, reconfigurable register that also can serve as a pattern generator & signature analyzer.
- In normal mode the flip flops behave normally with their D i/p & Q o/p.
- In scan mode the flip flop work as 3 bit shift register.

10.c

Continued...

- If all D i/p are held low, Q o/p loops through a pseudorandom bit sequence which ~~fore~~ serve as i/p to combinational logic.
 - BIST is performed first by resetting the syndrome in the o/p register //
-