

Model Question Paper-I/II with effect from 2022-23 (CBCS Scheme)

USN

--	--	--	--	--	--	--	--	--	--

First/Second Semester B.E. Degree Examination BASIC ELECTRONICS (MODEL QP)

TIME: 03 Hours

Max. Marks: 100

Note:

Answer any FIVE full questions, choosing at least ONE question from each MODULE.

Module -1			PO	CO	*Bloom's Taxonomy Level	Marks
Q.01	a	Explain the Forward and Reverse Characteristic of Semiconductor Diode.	1,2	1	2	8
	b	Explain Positive Half Wave Rectifier with input and output waveforms.	1,2	1	2	6
	c	Explain Zener Diode as Voltage Regulator with no load.	1,2	1	2	6
OR						
Q.02	a	Explain RC π filter.	1,2	1	2	8
	b	Explain DC load line analysis for Semiconductor Diode.	1,2	1	2	8
	c	Write down the characteristic of Zener Diode.	1,2	1	2	4
Module-2						
Q. 03	a	Explain BJT Current Amplification for increasing and decreasing IB Levels.	1,2	2	2	8
	b	Explain Common Base Input Characteristic of BJT.	1,2	2	2	6
	c	Explain the working of n channel JFET.	1,2	2	2	6
OR						
Q.04	a	Explain the operation of enhancement MOSFET.	1,2	2	2	8
	b	Draw the DC load line for transistor and identify Q points.	1,2	2	2	8
	c	Explain Common Emitter Input Characteristics.	1,2	2	2	4
Module-3						
Q. 05	a	Explain block diagram of Typical OpAmp.	1,2	3	2	6
	b	Explain working of a Differential Amplifier	1,2	3	2	8
	c	Explain OpAmp as an integrator circuit with an input and output waveform using square wave as input.	1,2	3	2	6
OR						
Q. 06	a	Explain basic Differential Amplifier	1,2	3	2	8
	b	Define Op Amp Parameters. Gain, CMRR, Slew rate, input resistance	1,2	3	2	8
	c	Explain Inverting Amplifier.	1,2	3	2	4
Module-4						
Q. 07	a	Convert Decimal to Binary : 1) 41, 2)153, 3) 0.6875,4) 0.513	1,2	4	2	8
	b	Write down Axiomatic Definition of Boolean algebra.	1,2	4	2	6
	c	Simplify the Boolean function to minimum number of literals ($xy + x'y + yz$) ($x'y + x(y+z) + y'z'$)	1,2	4	2	6
OR						
Q. 08	a	Convert Binary to Decimal D) 110111, 2) 10101010, 3) 0110, 4) 100.1010	1,2	4	2	8
	b	Explain SOP & POS with examples.	1,2	4	2	6
	c	Implement Half adder using basic gates.	1,2	4	2	6

Module-5						
Q. 09	a	Explain the working principle of Capacitive Transducer.	1,2	5	2	8
	b	Explain the working principle and applications of Piezoelectric Transducer.	1,2	5	2	8
	c	Write down the applications of Thermal Transducer.	1,2	5	2	4
OR						
Q. 10	a	Explain typical Radio Transmitter with neat block diagram.	1,2	5	2	6
	b	What is modulation? Explain the need for Modulation.	1,2	5	2	8
	c	What is noise? Explain the term Channel Noise and its effects.	1,2	5	2	6

-----x-----x-----x-----x-----

Q1a) Explain Forward and Reverse Characteristics of Semiconductor diode.

Solⁿ: Assuming the diode to be as a silicon diode, let us discuss the forward and reverse characteristics of diode.

A diode can be biased in two ways,

(i) Forward Bias:

When P type of diode is connected to +ve of the supply and N type of diode to -ve of the supply, then biasing is referred to as a forward biased diode configuration, and characteristics under such biasing condition are referred to as Forward characteristics.

* Forward Bias condition




Fig 1




Fig 2

* observations:

From layer diagram, we can observe that the width of depletion region is going to decrease as V_F crosses the knee voltage (V_{KS}), as a result of which the forward current also increases. Following Figure 3 shows the Forward characteristics of diode.

Figure 3 shows the Forward characteristics of diode.





Fig 3

Teacher's Sign.



Q1a... From Fig 3, Following characteristics are noted
 * Knee Voltage (V_{KS}): It is the amount of forward voltage needed to be applied across the diode due to which width of Depletion region decreases and hence forward current (I_F) increases.




* Forward Voltage (V_F): It is the biasing voltage applied across the diode (P to +ve, N to -ve) such that it causes the diode to be in forward bias condition, typical value are 0.7V for Si and 0.3 for Ge, hence allowing the current flow from P to N.

* Forward Current (I_F): It is the forward current flowing through the diode, when the diode is forward biased.

Reverse characteristics:

It is the characteristics of the diode observed, when diode is reverse biased i.e. P type connected to -ve of the supply and N-type connected to +ve of the supply.

The layer diagram, device connection and characteristics are shown in Fig 4 through 6



Teacher's Sign. *[Signature]*

Q1a... (I_{scat}): It is the constant reverse current which flows through the diode during the reverse bias condition of the diode.

(VBR): Reverse breakdown voltage is the reverse bias voltage applied across the diode, for which the reverse current of the diode increases drastically, typical values are 50 to 70 V

Q1B) Explain Positive Half wave rectifier with input and output wave forms.

Sol: A rectifier circuit is the one which converts an AC signal into pulsating DC signal, A positive H.W.R is also a typical rectifier circuit which uses only one diode to convert AC to pulsating DC signal. Let us assume that diode under consideration is an ideal diode and understand the operation.

Circuit Diagram During the half of 'p' signal




Fig 7

Fig 7, Shows that - During the half of 'p' signal, the polarity across secondary of transformer is + and - which makes, Diode D in forward state, hence it acts like a closed switch, and forward current flows through RL




Fig 8

Q1B:-- Now let- us consider the condition during -ve half of the i/p signal
 → During -ve half of i/p signal, the polarity across secondary of transformer will be - and +, hence as a result of which diode "D" will be reverse biased and no current flows through the diode as it acts like an open switch, It is shown in Fig 9 and 10




Fig 9




Fig 10

Input and output waveforms (Fig 11 and Fig 12)




Fig. 11




Fig 12

Q1c Explain Zener Diode as a voltage regulator with no load

Solⁿ: Regulator CKT- With No Load.




Fig 13.

Fig 13 shows the CKT- for a Zener diode as a Voltage Regulator with no Load. From CKT, we can write

$$I_z = \frac{V_s - V_z}{R_1} \quad \text{--- (1)}$$

The above CKT- acts like a regulator whenever $V_s > V_z$, hence keeping V_z in turn V_{out} constant.

Example: If $V_z = 9.1V$, and if $I_{zT} = 20mA$, with $V_s = 30V$;


$$R_1 = \frac{V_s - V_z}{I_z} = 1.05K\Omega$$

when $V_s = 27V$; $I_z = \frac{27 - 9.1}{1K} = 17.9mA$



Q. 2a) Explain RC π Filter

The ripple voltage that appears across the capacitor in a rectifier power supply can be attenuated by the use of an additional R and C ckt which together functions as an ac voltage divider. Fig 14 shows the ckt arrangements

Fig 14. RC π Filter ckt-


Assuming a constant o/p load current, C_1 continues to charge and discharge producing a saw tooth (ripple) waveform at C_1 . This waveform is composed of a fundamental ac voltage (same frequency as the ripple) and a number of smaller-amplitudes, which are quickly attenuated than the fundamental frequencies components due to R_1 and C_2 . The peak voltage V_p is given by $V_p = V_r / \pi$ - (1), where V_r is the ripple voltage peak to peak amplitude, given by

$$V_0 = \frac{V_i X_{C_2}}{\sqrt{R^2 + X_{C_2}^2}}$$

Q2B) Explain DC Load Line analysis for Semiconductor Diode

Solⁿ: DC Loadline is the graphical analysis in which a straight-line drawn over the forward characteristics of a diode, From this st-line we will be able to determine the Q-Point (Operating point of the diode) which intersects with the forward characteristics of the diode.

Example: Consider the following circuit, for understanding the procedure of DC load Line



KVL to Fig 15 gives


$$V = I_F R_1 + V_F \quad \text{--- (1)}$$

when $V_F \rightarrow 0$, then $V = I_F R_1$, $\therefore I_F = \frac{5}{100} = 50 \text{ mA}$, let this be point (B)

when $I_F \rightarrow 0$, $V = V_F = 5 \text{ V}$, let this be point (A)
then Q-point is (1.2V, 40mA).



Q2C) Write down the characteristics of Zener Diode
 Fig 16 Shows the characteristics of zener diode.



Forward characteristics of zener diode are similar to the normal diode, But in reverse characteristics, following parameters are observed

1) I_{ZS} : It is the minimum reverse zener voltage for which breakdown occurs, this current is the minimum reverse current.

2) I_{ZM} : It is the Maximum reverse zener current which flows through the zener diode after breakdown.

3) $V_{Z, BR}$: It is the reverse voltage at which, the reverse voltage remains constant but reverse current increases rapidly, typical values are $-5V$ to $-20V$.

Q3a) Explain BJT amplification for increasing and decreasing the I_B levels.

Solⁿ: In BJT we have two current amplification factors i) α and ii) β , which are related as

$$\alpha = \frac{I_c}{I_e} \quad \text{--- (1)} \quad \beta = \frac{I_c}{I_b} \quad \text{--- (2)}$$

Here only eqⁿ (2) is typically used as the range of α lies between 0.95 to 0.995, which will not help in amplification process, but as β ranges from 50 to 400, then it helps in increasing βI_B value w.r.t. β .

Example:


Let us assume that $\beta = 50$, I_B is varying between $I_{B, \min} = 5 \text{ mA}$ and $I_{B, \max} = 10 \text{ mA}$.

\therefore change in I_c is given by

$$I_{c1} = \beta I_{B, \min} = 0.25 \text{ A} \quad \text{--- (3)}$$

$$I_{c2} = \beta I_{B, \max} = 0.50 \text{ A} \quad \text{--- (4)}$$

From eqⁿ (3) and (4) we can notice that how β helps to increase or decrease I_B value (i/p) w.r.t. I_c (o/p).



Q3b) Explain Common Base Input Characteristics of BJT

→ Common Base characteristics are obtained by making base terminal as common between emitter (E) and collector (C)

→ Input characteristics are the plot of Input voltage (V_{BE}), Vs Input current (I_E) for constant output voltage (V_{CB}).

Q3b) Common Base Ckt- Configuration




Fig 17






Fig 18



- Fig 17 and 18 shows the typical ckt- configuration and layer diagram representation for common base configuration
- For i/p characteristcs, i/p terminal voltages V_{BE} is varied for constant o/p voltage V_{BC} .
- J_1 is forward biased and J_2 is reverse biased
- If $V_{CB} = 0$, then for $V_{BE} = 0.3V$ or $0.7V$, then as J_1 is Forward Biased, I_E increases as shown in Fig 19
- If V_{CB} is increased slightly, then depletion region increases more towards the base, then as we increase V_{CB} further base terminal layer vanishes and E and C layers get merged with each other hence I_E increases well before base voltage this is known as "Early Effect"


Topic :

Q3b >




Q3c >

Working of n-channel JFET
Construction Details (Fig 20 and 21)



When
 $V_{GS} = 0$ and
 $V_{DS} = +ve$



When $V_{GS} = -ve$
 $V_{DS} = \text{more } +ve$
pinch off

The working of n-channel JFET can be understood by considering the following cases
Case (i): When $V_{GS} = 0$ and V_{DS} is +ve

In this condition, as source is connected to -ve terminal, more no of electrons will be repelled

Teacher's Sign.

Q3c) towards the drain, hence the drain current increases, but as drain is +ve, after reaching the certain voltage level (V_{DS}) the reverse bias at drain increases, hence it extends the depletion region more towards the drain (Fig 20, 21) hence the flow of electrons from source to drain is going to be limited as a result of which I_D decreases slowly.

Case (ii): $V_{GS} = -ve$, V_{DS} is more +ve; Under these conditions as reverse bias increases more and more towards drain, hence blocking the path of flow of electrons, this condition is known as Pinch off condition (Fig 21), at this state I_D remains constant.




Fig 22

Q4a) Explain operation of Enhancement-MOSFET

let us consider the n-channel Enhancement-MOSFET







Fig 23

Consider $V_{GS} = 0$ and V_{DS} is +ve, as there is no path from source (n) to drain (n), no current flows, hence $I_D = 0$

Q4a)


Now as $V_{GS} = +ve$ and $V_{DS} = +ve$, hence the electrons present in the p-type substrate, start to accumulate in between source and drain, and as V_{DS} is made more +ve, the electrons from source will push the electrons present in between the source and drain and also as V_{DS} is +ve, electrons from drain are attracted towards +ve of supply hence I_D increases, the voltage at which this channel is formed and current starts to appear is called threshold voltage (V_{Th}).



Now, if $V_{GS} > V_{Th}$ and V_{DS} is increased, then I_D also increase, hence depletion region towards drain also increases, hence flow of electrons is withheld and current will be constant.

Q4b) Draw the DC Load Line for Transistor and Identify the Q-points.

Consider the common emitter ckt



Let-
 $V_{CC} = 12V$
 $R_C = 2K\Omega$

KVL to o/p loop gives.

$$V_{CE} = V_{CC} - I_C R_C \quad \text{--- (1)}$$

$$\therefore I_C = -1 \frac{V_{CE} + V_{CC}}{R_C} \quad \text{--- (2)}$$

As eqⁿ (2) represents a straight line eqⁿ $y = mx + c$, we can have a slope = $-1/R_C$. To draw the DC load line on o/p characteristics of BJT, we need two points, let- A represents point on X-axis and B on y-axis.

In eqⁿ (2) if $V_{CE} = 0$, $I_C = V_{CC}/R_C$; and if $I_C = 0$, $V_{CE} = V_{CC}$ (A) (B)

~~If~~ \therefore we get- $V_{CE} = 12V$, $I_C = \frac{12}{2K\Omega} = 6mA$





Fig 27

Teacher's Sign.

Q4b) In Fig 27, Q_1 , Q_2 , Q_3 and Q_4 indicate the operating points (Q-point) which is the intersections of o/p characters with DC load line, the suitable Q point is Q_3 for which $V_{CE} = 6V$, $I_C = 3mA$

Q4c) Explain Common Emitter Input characteristics.

Common emitter ip characteristics use the plot of ip voltage (V_{BE}) vs I_B for constant V_{CE} values, for this consider the following ckt



In order to plot the ip characteristics, V_{CE} is varied and kept at a constant value which reflects the V_{CE} values, Now for variable values of V_{BE} , I_B values are noticed and plotted.

- When $V_{CE} = 0$, the characteristics are similar to forward biased diode.
- If V_{CE} is increased, effective base width decreases resulting in reduction of recombination of carrier in base region, hence due to which I_B decreases and appears later as compared with $V_{CE} = 0$.




Fig 29

Q5a) Explain the Blocks Diagram of Typical Op-Amp

Fig 30 Shows the Blocks Diagram of Op-Amp





Fig 30

Input Stage: It is a dual input Balanced Differential amplifier used for providing a very high gain of the order of 60dB.

Intermediate Stage: It is a dual i/p unbalanced differential amplifier stage, which provides the half of the gain provided by the first stage and has two input terminals. It provides the voltage gain for the Op-Amp.


Level Shifting Stage: It is an Emitter follower circuit which is used to shift the DC level at the o/p of the intermediate stage of the Op-Amp to zero volts w.r.t ground.

Output Stage: It is a low o/p impedance, large A_v o/p voltage swing stage. It consists of push-pull complementary amplifier that meets the required levels.



Q5b) Explain working of a Differential Amplifier
Using a basic differential op-Amp configuration, a Subtractor and a summing amplifier may be constructed as described below.


Fig 31: A subtractor



In this configuration, i/p signal can be scaled to desired values by selecting appropriate

values for the external resistors, if all R values are same then gain = 1, $\therefore \boxed{V_o = V_b - V_a}$

Q5c) Explain op-Amp as a Integrator CKT with an i/p and o/p waveform using square wave as i/p CKT



Apply KCL at V_A


$$I_R = I_c + I_b$$

$$\frac{V_{in} - V_A}{R} = C \frac{d(V_A - V_{out})}{dt} \text{ and By Virtual ground}$$

concept $V_B = 0, \therefore V_A = V_B = 0.$

$$\therefore V_{out} = -\frac{1}{RC} \int V_{in} dt.$$

Q5c) For a square wave i/p



Q6a) Explain Basic Differential Amplifier (Repeated question ref Q5B).

Q6b) Define Op-Amp Parameters Gain, CMRR, Slew Rate, input resistance.

① Gain: There are two types of Gain in Op-Amp
 a) Differential Gain (A_d): It is the ratio of o/p voltage of the op-amp V_o to i/p (Differential) voltage of the op-amp where ($V_{INV} \neq V_{NON-INV}$). is called A_d .

$$A_d = \frac{V_o}{V_d} = \frac{V_o}{V_{NI} - V_I} \quad \left| \text{where } V_{NI} \neq V_I \right.$$

b) Common mode Gain (A_c): It is considered when $V_{INV} = V_{NON-INV}$.

$$A_c = \frac{V_o}{V_d} = \frac{V_o}{V_{NI} - V_I} \quad \left| \text{where } V_{NI} = V_I \right.$$

Q6b) CMRR: Common Mode Rejection Ratio. is the ratio of magnitude of differential gain A_d to the magnitude of common mode gain A_c . is given by

$$CMRR = \left| \frac{A_d}{A_c} \right|, \text{ expressed in dB as.}$$


$$CMRR(dB) = 20 \log_{10} \left| \frac{A_d}{A_c} \right| \text{ dB}$$

Slew Rate (SR): It is the maximum rate of change of o/p voltage w.r.t time and is expressed in volts per microsecond.


$$\therefore SR = \left(\frac{dV_o}{dt} \right)_{\max} \text{ V}/\mu\text{sec}$$

Input Resistance (R_i): It is the resistance between the two input terminals of op-amp, ideally.

$$R_i = \infty$$



Q6c) Explain Inverting amplifier
CKL-



Q6C) KCL at V_A gives

$$I_R = I_F$$

$$\frac{V_{in} - V_A}{R} = \frac{V_A - V_{out}}{R_f}$$

By virtual ground concept $V_A = V_B = 0$, \therefore

$$\frac{V_{in}}{R} = \frac{-V_{out}}{R_f}$$


$$\therefore V_{out} = -\frac{R_f}{R} V_{in} \quad \text{--- (1)}$$

Comparing (1) with $V_o = A_v V_{in}$ - we get

$$\text{Gain} = -\frac{R_f}{R}$$

Example! If $V_{in} = 2V$, $R_f = 10K\Omega$, $R = 1K\Omega$, then

$$V_{out} = -\frac{10K}{1K} \times 2 = -20V$$



It is observed that there is 180 phase shift and amplification in Inverting op-amp configuration.



Q7a) Convert- Decimal to Binary

① $2 \mid 41$

2	20	-1	↑
2	10	-0	
2	5	-0	
2	2	-1	
	1	-0	

$(41)_{10} = (101001)_2$

② $2 \mid 153$

2	76	-1	$(153)_{10}$
2	38	-0	"
2	19	-0	$(10011001)_2$
2	9	-1	
2	4	-1	
2	2	-0	
	1	-0	

③ $(0.6875)_{10}$

$(0.6875)_{10} = (0.10110)_2$

$0.6875 \times 2 = 1.375$		1
$0.375 \times 2 = 0.75$		0
$0.75 \times 2 = 1.5$		1
$0.5 \times 2 = 1.00$		1
$0 \times 2 = 0$		

↓

④ $(0.513)_{10}$

$(0.513)_{10} \approx (0.1000)_2$

$0.513 \times 2 = 1.026$		1
$0.026 \times 2 = 0.052$		0
$0.052 \times 2 = 0.104$		0
$0.104 \times 2 = 0.208$		0
$0.208 \times 2 = 0.416$		0

↓



Q7b) Write Down the Axiomatic Definition of Boolean Algebra.

Axiomatic Definition of Boolean Algebra is expressed w.r.t. dot (\cdot) and plus ($+$) operators as follows

Q 7b >	Property	• Operator	+ operator
①	Closure	YES	YES
②	Identity	Designated by 1 $x \cdot 1 = 1 \cdot x = x$	Designated by 0 $x + 0 = 0 + x = x$
③	Commutative	$x \cdot y = y \cdot x$	$x + y = y + x$
④	Distributive	• is distributive w.r.t. + as $x \cdot (y + z) = (x \cdot y) + (x \cdot z)$	+ is distributive over • as $x + y \cdot z = (x + y) \cdot z$
⑤	Complement-	$x \cdot x' = 0$ or $x \cdot \bar{x} = 0$	$x + \bar{x} = 1$ $x + \bar{x} = 1$

Q 7c > Simplify the Boolean Functions to Minimum number of literals

$$\begin{aligned}
 \text{① } F &= xy + x'y + yz \\
 &= (x \cdot y) + (x' \cdot y) + (y \cdot z)(x + \bar{x}) \\
 &= (x_0 y) + (x' \cdot y) + x_0 y \cdot z + x' \cdot y \cdot z \\
 &= (x \cdot y)(1 + z) + (x' \cdot y)(1 + z) \\
 &= (x_0 y) + (x' \cdot y) \\
 &= y(x + x') \\
 &= y
 \end{aligned}$$

$$\begin{aligned}
 \text{② } F &= (\bar{x}y + x(y+z) + \bar{y}\bar{z}) \\
 &= (\bar{x}y + xy + xz + \bar{y}\bar{z}) \\
 &= y(x + \bar{x}) + xz + \bar{y}\bar{z} \\
 &= y + xz + \bar{y}\bar{z}
 \end{aligned}$$

Q8a) Convert Binary to Decimal

① $(110111)_2$

$$= 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$= 32 + 16 + 0 + 4 + 2 + 1$$

$$= (55)_{10}$$

② $(10101010)_2$

$$= 1 \times 2^7 + 0 \times 2^6 + 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0$$

$$= 128 + 0 + 32 + 0 + 8 + 0 + 1 + 0$$

$$= (169)_{10}$$

③ $0110 = 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 = 0 + 4 + 2 + 0 = (6)_{10}$

④ $(100.1010)_2$

$$100$$

$$= 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$$

$$= 4 + 0 + 0 = (4)_{10}$$

Fractional part.

$$= 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3}$$

$$= 1 \times 0.5 + 0 + 1 \times 0.125 = (0.625)_{10}$$

$$(4.625)_{10}$$



Q8b) Explain SOP and POS with examples

SOP and POS stands for Sum of Product [AND-OR] and Product of Sum [OR-AND] expressions.

SOP: Sum of Products are the Boolean expression involving OR expressions between two or more Anded literals. There are two types of SOP i) Standard SOP ii) Canonical SOP

Consider a function with literals (A, B, C).

$$F_1 = (A \cdot B \cdot C) + (A \cdot \bar{B} \cdot C) + (\bar{A} \cdot \bar{B} \cdot \bar{C})$$

$$F_2 = (A \cdot B) + (A \cdot \bar{B} \cdot C) + (\bar{C})$$

here F_1 is having all the literals hence it is referred to as canonical SOP, where as F_2 is in SOP form but not having all the literals, it is referred to as Standard SOP terms.

Canonical SOP are expressed as follows

Term	value	canonical form
$a b c$	1 1 1	m_7
$\bar{a} b c$	0 1 1	m_3
$a b \bar{c}$	1 1 0	m_6

Similarly the POS : Product of sum terms are also expressed as standard POS (may not cover all literals) and canonical POS (must cover all literals).

Standard POS $F_1 = (\bar{A} + \bar{B} + \bar{C}) \cdot (A + \bar{B}) \cdot (\bar{A} + \bar{C})$

canonical POS $F_2 = (\bar{A} + \bar{B} + \bar{C}) \cdot (A + \bar{B} + C) \cdot (\bar{A} + \bar{B} + \bar{C})$

canonical POS are expressed as

Term	value	canonical form
$(\bar{A} + \bar{B} + \bar{C})$	000 1 1 1	M_7
$(A + \bar{B} + C)$	010 0 1 0	M_2
$(\bar{A} + \bar{B} + C)$	110 1 1 0	M_6




Q 8c Implement- half adder using Basic gates
 A half adder circuit adds 2 one bit numbers and produces result- sum and carry.

Truth Table

A	B	Sum	Carry	From sum
0	0	0	0	Sum = $(\bar{A} \cdot B) + (A \cdot \bar{B})$
0	1	1	0	From carry
1	0	1	0	Carry = $A \cdot B$.
1	1	0	1	

Implementations.




Q 9a) Explain Working Principle of Capacitive Transducer
 Capacitive Displacement- Transducer

The equation for the capacitance between two plates separated by air or another dielectric is


$$C = \frac{\epsilon_r \epsilon_0 A}{d} \quad \text{--- (1), where}$$

C is Capacitance; ϵ_r is relative Permittivity
 ϵ_0 is permittivity of free space (8.84×10^{-12}), A is the cross sectional area. of plates in m^2 , d is the distance between two plates.

In case of a capacitive displacement-transducer which varies the distance between the plates (Δd), the sensitivity is $\Delta c/\Delta d$, possibly expressed in pF/ μm . For a transducer which varies capacitor area, the sensitivity is $(\Delta c/\Delta A)$ and can be further reduced to $(\Delta c/\Delta l)$ as shown below.



Q9b) Explain Working Principle and Applications of Piezoelectric Transducer.



In this type of transducer Mechanical Energy is converted into electrical energy and are based on the direct piezoelectric effect. A Piezoelectric material is the one in which an electric potential appears across certain surface of a crystal if the dimension of crystal are changed by application of mechanical force.

cal force, a crystal is placed between a solid base and the force summing member. An externally applied force that enters the transducer through its pressure ports. An emf across the crystal, proportional to the magnitude of the applied pressure appears at the o/p. given by

$$K = \frac{\text{Transduced Force}}{\text{Applied force.}}$$

Applications:


- ① Measurement of force, pressure, acceleration.
- ② HF Accelerometers.
- ③ Dynamic pressure

Q9c) Write down the Applications of Thermal Transducers

- ① Used in Resistance Thermometers
- ② Used in Thermistors to relate resistance and temperature
- ③ Used in Thermocouple based Thermometers
- ④ Used in Semiconductor Temperature Sensor



10 a) Explain Typical Radio Transmitter with Neat-Block Diagram



Block Diagram of Radio Transmitter

In Radio Transmitters, the main modulation required to transmit the signals are dependent on Frequency Modulation Concept.

Starting from Modulation In, these FM signals are fed to the Modulating processing Block, where the frequency of the signals to be transmitted are modulated w.r.t carrier signal, In order to transmit these modulated signal over a long distance. It is required to keep the amplitude levels and Power levels of the message signal frequency w.r.t carrier, hence voltage and power amplifier stages will provide these required conditions for transmitter

10a) The role of crystal oscillator is to produce the constant-frequency level signal which is desired to transmit the signals over the longer distance.

The RF Buffer Amplifier keeps buffering of the required voltage levels, i.e. to transfer a voltage from a first ckt, having a high O/P impedance level, to a second ckt with a low input-impedance.

A voltage amplifier is used to amplify the voltage levels of an input RF signal without significantly changing its power and its primary function is to amplify the low level RF signal generated by the modulator to a level that is suitable for further amplification. by the power amplifier. The voltage amplifier must provide sufficient voltage gain to increase the signal level while maintaining a high SNR and low distortion.

RF O/P power amplifier determines the strength and fidelity of the transmitted signal. The choice of amplifier type and design will depend on the specific application requirements and the desired performance characteristics of the transmitter.



10 by What is Modulation? Explain Need for Modulation

Modulation is the process of altering one or more characteristics of a carrier signal in order to transmit information which is modified w.r.t- message signals amplitude, frequency and phase.

Need For Modulation

- ① Efficient use of Bandwidth: Modulation allows multiple signals to be transmitted over the same set of parameters like amplitude, frequency and phase
- ② Long Distance Transmission: Modulation allows a signal to be modulated and then amplified which will be suitable for transmitting the signal over long distances without changing the quality / without loss
- ③ Size of Antenna: When transmission occurs over a free space, the antenna radiates signal and receiver receives it. For wave length to be maintained hence length of antenna should be

$$L = \lambda = \frac{u}{f} = \frac{3 \times 10^8}{f} \text{ Hz}$$
 if $f = 20 \text{ kHz}$, then $L = 15 \text{ km}$
 if $f = 1000 \text{ kHz}$, then $L = 300 \text{ m}$.
 \therefore higher frequencies are desired

10c) > What is noise? Explain the term channel noise and its effect

Noise in communication is the unwanted signal which reduce SNR ratio

Channel Noise and its effect

Channel noise refers to any unwanted or random variations in a communication channel that can distort or interfere with the transmission of information. The effects of channel noise depends on the nature and severity of the noise and type of communication being affected.

Effects

In general noise can cause interference with the transmitted signal, leading to reduced data rates or dropped calls.

In Digital communication channel noise can result in corrupted data, leading to errors or loss of information.

In Audio and video transmission, channel noise can cause distortion, resulting in degraded audio or video quality.

OK

HR'S

PrayS

Head of the Department
Dept. of Electronic & Communication Engg.
KLS V.D.I.T. HALIYAL (U.I.C.)

Dean, Academics
KLS V.D.I.T. HALIYAL