

**Model Question Paper-I/II with effect from 2022-23  
(CBCS Scheme)**

USN

--	--	--	--	--	--	--

**First/Second Semester B.E. Degree Examination  
BASIC ELECTRONICS  
(MODEL QP)**

Max. Marks: 100

TIME: 03 Hours

Note:

Answer any FIVE full questions, choosing at least ONE question from each MODULE.

Module -1			PO	CO	*Bloom's Taxonomy Level	Marks
Q.01	a	Explain the Forward and Reverse Characteristic of Semiconductor Diode.	1,2	1	2	8
	b	Explain Positive Half Wave Rectifier with input and output waveforms.	1,2	1	2	6
	c	Explain Zener Diode as Voltage Regulator with no load. <b>OR</b>	1,2	1	2	6
Q.02	a	Explain RC $\pi$ filter.	1,2	1	2	8
	b	Explain DC load line analysis for Semiconductor Diode.	1,2	1	2	8
	c	Write down the characteristic of Zener Diode.	1,2	1	2	4
Module-2						
Q. 03	a	Explain BJT Current Amplification for increasing and decreasing IB Levels.	1,2	2	2	8
	b	Explain Common Base Input Characteristic of BJT.	1,2	2	2	6
	c	Explain the working of n channel JFET. <b>OR</b>	1,2	2	2	6
Q.04	a	Explain the operation of enhancement MOSFET.	1,2	2	2	8
	b	Draw the DC load line for transistor and identify Q points.	1,2	2	2	8
	c	Explain Common Emitter Input Characteristics.	1,2	2	2	4
Module-3						
Q. 05	a	Explain block diagram of Typical OpAmp.	1,2	3	2	6
	b	Explain working of a Differential Amplifier	1,2	3	2	8
	c	Explain OpAmp as an integrator circuit with an input and output waveform using square wave as input. <b>OR</b>	1,2	3	2	6
Q. 06	a	Explain basic Differential Amplifier	1,2	3	2	8
	b	Define Op Amp Parameters. Gain, CMRR, Slew rate, input resistance	1,2	3	2	8
	c	Explain Inverting Amplifier.	1,2	3	2	4
Module-4						
Q. 07	a	Convert Decimal to Binary : 1) 41, 2) 153, 3) 0.6875, 4) 0.513	1,2	4	2	8
	b	Write down Axiomatic Definition of Boolean algebra.	1,2	4	2	6
	c	Simplify the Boolean function to minimum number of literals ( $xy + x'y + yz$ ) ( $x'y + x(y+z) + y'z'$ ) <b>OR</b>	1,2	4	2	6
Q. 08	a	Convert Binary to Decimal 1) 110111, 2) 10101010, 3) 0110, 4) 100.1010	1,2	4	2	8
	b	Explain SOP & POS with examples.	1,2	4	2	6
	c	Implement Half adder using basic gates.	1,2	4	2	6

<b>Module-5</b>						
<b>Q. 09</b>	a	Explain the working principle of Capacitive Transducer.	1,2	5	2	8
	b	Explain the working principle and applications of Piezoelectric Transducer.	1,2	5	2	8
	c	Write down the applications of Thermal Transducer. OR	1,2	5	2	4
<b>Q. 10</b>	a	Explain typical Radio Transmitter with neat block diagram.	1,2	5	2	6
	b	What is modulation? Explain the need for Modulation.	1,2	5	2	8
	c	What is noise? Explain the term Channel Noise and its effects.	1,2	5	2	6

---

-----x-----x-----x-----x-----

**Q1a)** Explain Forward and Reverse Characteristics of Semiconductor diode.

**Sol:** Assuming the diode to be as a silicon diode, let us discuss the forward and reverse characteristics of diode.

A diode can be biased in two ways,

(i) Forward Bias:

When P type of diode is connected to +ve of the supply and N type of diode to -ve of the supply, then biasing is referred to as a forward biased diode configuration, and characteristics under such biasing condition are referred to as Forward characteristics.

\* Forward Bias condition




Fig 1




Fig 2

\* Observations:

From layer diagram, we can observe that - the width of depletion region is going to decrease as  $V_F$  crosses the knee voltage ( $V_K$ ), as a result of which the forward current also increases. Following Figure 3 shows the forward characteristics of diode





Fig 3



Teacher's Sign.

OK

Q1a....

- From Fig 3, Following characteristics are noted
- \* Knee Voltage ( $V_{KS}$ ): It is the amount of forward voltage needed to be applied across the diode due to which width of Depletion region decreases and hence forward current ( $I_F$ ) increases.
  - \* Forward Voltage ( $V_F$ ): It is the biasing voltage applied across the diode (P to +ve, N to -ve) such that it causes the diode to be in forward bias condition, typical value are 0.7V for Si and 0.3 for Ge, hence allowing the current flow from P to N.
  - \* Forward Current ( $I_F$ ): It is the forward current flowing through the diode when the diode is forward biased.

Reverse characteristics:

It is the characteristics of the diode observed, when diode is reverse biased i.e. P type connected to -ve of the supply and N-type connected to +ve of the supply. The layer diagram, device connection and characteristics are shown in Fig 4 through

Fig 4




Fig 5





Fig 6



Teacher's Sign.

OK

**Q1a**... (Is<sub>cut</sub>) : It is the constant reverse current which flows through the diode during the reverse bias condition of the diode.

(V<sub>BR</sub>) : Reverse breakdown voltage is the reverse bias voltage applied across the diode, for which the reverse current of the diode increases drastically, typical values are -50 to -70 V

**Q1B** Explain Positive Half wave rectifier input and output waveforms.

**Sol:** A rectifier circuit is the one which can convert an AC signal into pulsating DC signal. A positive H.W.R is also a typical rectifier circuit which uses only one diode to convert AC to pulsating DC signal. Let us assume that diode under consideration is an ideal diode and understand the operation.

Circuit Diagram During the half of i/p signal





Fig 7. Shows that-

During the half of i/p signal, the polarity across secondary of transformer is + and -

which causes, Diode D is forward state, hence it acts like a closed switch, and forward current flows through RL



Q1B:-

Now let us consider the condition during -ve half of the i/p signal

→ During -ve half of i/p signal, the polarity across secondary of transformer will be - and +, hence as a result of which diode "D" will be reverse biased and no current flows through the diode as it acts like an open switch, It is shown in Fig 9 and 10




Fig 9

Fig 10

Input and output waveforms (Fig 11 and Fig 12)




Fig. 11




Fig. 12

Q1c Explain Zener Diode as a voltage regulator with no load

Soln: Regulator Circ with No Load.




Fig 13.

Fig 13 shows the circuit for a zenerdiode as a Voltage Regulator with no load. From circ, we can write

$$I_z = \frac{V_s - V_z}{R_1} \quad \text{---(1)}$$

The above circ acts like a regulator whenever  $V_s > V_z$ , hence keeping  $V_z$  in turn  $V_o$  constant.  
Example! If  $V_z = 9.1V$ , and if  $I_{ZT} = 20mA$ , with  $V_s = 30V$ ;  $R_1 = V_s - V_z = 10.5k\Omega$


$$I_z$$

$$\text{when } V_s = 27V; I_z = \frac{27 - 9.1}{1k\Omega} = 17.9mA$$



Q.2a) Explain RC  $\pi$  Filter

The ripple voltage that appears across the capacitor in a rectifier power supply can be attenuated by the use of an additional R and C circuit which together functions as an ac voltage divider. Fig 14 shows the circuit arrangements.

Fig 14. RC  $\pi$  Filter Circ.

Assuming a constant o/p load current,  $C_1$  continues to charge and discharge producing a saw tooth (ripple) waveform  at  $C_1$ . This waveform is composed of a fundamental ac voltage (same frequency as the ripple) and a number of smaller amplitudes, which are quickly attenuated than the fundamental frequencies components due to  $R_1$  and  $C_2$ . The peak voltage  $V_p$  is given by  $V_p = V_r / \pi$  - ①, where  $V_r$  is the ripple voltage peak to peak amplitude given by


$$V_r = V_i X C_2$$

$$\sqrt{R_1^2 + X_{C_2}^2}$$

**Q2B>** Explain DC Load Line analysis for Semiconductor Diode

**Sol:** DC Load line is the graphical analysis in which a straight line drawn over the forward characteristics of a diode. From this st. line we will be able to determine the Q-point (Operating point of the diode) which intersects with the forward characteristics of the diode.

Example: Consider the following Ckt. for understanding the procedure of DC load line



KVL to Fig 15 gives

$$V = IFR_1 + V_F \quad \text{--- (1)}$$

when  $V_F \rightarrow 0$ , then  $V = IFR_1, \therefore I_F = \frac{5}{100} = 50\text{mA}$ , let this be point **(B)**


when  $I_F \rightarrow 0$ ,  $V = V_F = 5V$ , let this be point **(A)**  
then Q-point is  $(1.2V, 40\text{mA})$ .



(Q2C)

Write down the characteristics of Zener Diode

Fig 16 Shows the characteristics of zenerdiode.



Forward & characteristics of zener diode are similar to the normal diode, But in reverse characteristics, following parameters are observed

1)  $I_{ZB}$ : It is the minimum reverse zener voltage for which breakdown occurs, thus current is the minimum reverse current

2)  $I_{ZM}$ : It is the Maximum reverse zener current which flows through the zener Diode after breakdown.

3)  $V_{z, BR}$ : It is the reverse voltage at which, the reverse voltage remains constant but reverse current increases rapidly, typical values are -5.1V to -20V.

**Q3a)** Explain BJT amplification for increasing and decreasing the IB levels.

Sol: In BJT we have two current-amplification factors i)  $\alpha$  and ii)  $\beta$ , which are related as

$$\alpha = \frac{I_c}{I_e} \quad \text{--- (1)}$$

$$\beta = \frac{I_c}{I_b} \quad \text{--- (2)}$$

Here only eqn (2) is typically used as the range of  $\alpha$  lies between 0.95 to 0.995, which will not help in amplification process, but as  $\beta$  ranges from 50 to 400, then it helps in increasing  $\beta$  IB value w.r.t.  $\beta$ .

Example:

Let us assume that  $\beta = 50$ ,  $I_B$  is varying between  $I_{B,\min} = 5\text{mA}$  and  $I_{B,\max} = 10\text{mA}$ .

∴ Change in  $I_c$  is given by

$$I_{c1} = \beta I_{B,\min} = 0.25\text{A} \quad \text{--- (3)}$$

$$I_{c2} = \beta I_{B,\max} = 0.50\text{A} \quad \text{--- (4)}$$

From eqn (3) and (4) we can notice that how  $\beta$  helps to increase or decrease  $I_B$  value (i/p) w.r.t.  $I_c$  (o/p).

**Q3b)** Explain Common Base Input Characteristics of BJT

→ Common Base characteristics are obtained by making base terminal as common between emitter (E) and collector (C)

→ Input characteristics are the plot of Input voltage ( $V_{BE}$ ), Vs Input current ( $I_E$ ) for constant output voltage ( $V_{CB}$ ).

Q3b&gt;

## Common Base CCR Configuration




Fig 17







Fig 18

- Fig 17 and 18 shows the typical CCR configuration and layer diagram representation for common base configuration
- For i/p characteristics, i/p terminal voltages  $V_{BE}$  is varied for constant o/p voltage  $V_{BC}$ .
- $J_1$  is forward biased and  $J_2$  is reversebiased
- If  $V_{CB} = 0$ , then for  $V_{BE} = 0.3V$  or  $0.7V$ , then as  $J_1$  is Forward Biased,  $I_E$  increases as shown in Fig 19
- If  $V_{CB}$  is increased slightly, then depletion region increases more towards the base, then as we increase  $V_{CB}$  further base terminal layer vanishes and E and C layers get merged with each other hence  $I_E$  increases even before knee voltage this is known as "Early Effect"



Q3c > Working of n-channel JFET

Construction Details (Fig 20 and 21)



The working of n-channel JFET can be understood by considering the following cases.

Case (i): When  $V_{GS} = 0$  and  $V_{DS}$  is +ve

In this condition, as source is connected to -ve terminal, more no of electrons will be repelled

Teacher's Sign.

Q3c&gt;

towards the drain, hence the drain current increases, but as drain is +ve, after reaching the certain voltage level ( $V_{DS}$ ) the reverse bias at drain increases, hence it extends the Depletion region more towards the drain (Fig 20, 21) hence the flow of electrons from source to drain is going to be limited as a result of which  $I_D$  decreases slowly.

Case (ii):  $V_{GS} = -ve$ ,  $V_{DS}$  is more +ve; Under these conditions as reverse bias increases more and more towards drain, hence blocking the path of flow of electrons, this condition is known as Pinch off condition (Fig 21), at this state  $I_D$  remains constant




Fig 22

Q4a> Explain operation of Enhancement- MOSFET

Let us consider the n-channel Enhancement MOSFET




Fig 23


Consider  $V_{GS} = 0$  and  $V_{DS}$  is +ve, as there is no path from source (n) to drain (n), no current flows, hence  $I_D = 0$

Teacher's Sign.

OK

Q4a)

Now as  $V_{GS} = +ve$  and  $V_{DS} = +ve$ , hence the electrons present in the p-type substrate, start to accumulate in between source and drain, and as  $V_{DS}$  is made more +ve, the electrons from source will push the electrons present in between the source and drain and also as  $V_{DS}$  is +ve, electrons from drain are attracted towards +ve of supply hence  $I_D$  increases, the voltage at which this channel is formed and current starts to appear is called threshold voltage ( $V_{Th}$ ).



ID




Fig 24




Fig 25

Now, if  $V_{GS} > V_{Th}$  and  $V_{DS}$  is increased, then  $I_D$  also increase, hence depletion region towards drain also increases, hence flow of electrons is withheld and current will be constant

Q4b) Draw the DC Load Line for Transistor and Identify the Q-points.

Consider the common emitter circuit



KVL to o/p loop gives.

$$V_{CE} = V_{CC} - I_C R_C \quad \text{---(1)}$$

$$\therefore I_C = -\frac{1}{R_C} V_{CE} + \frac{V_{CC}}{R_C} \quad \text{---(2)}$$

As eq<sup>2</sup> (2) represents a straight-line eq<sup>2</sup>  $y = mx + c$ , we can have a Slope =  $-1/R_C$ .

To draw the DC load line on o/p characteristics of BJT, we need two points, Let A represents point on x-axis and B on y-axis.

In eq<sup>2</sup> (2) if  $V_{CE} = 0$ ,  $I_C = V_{CC}/R_C$ ; and if  $I_C = 0$ ,  $V_{CE} = V_{CC}$  A

If : we get  $V_{CE} = 12V$ ,  $I_C = \frac{12}{2k\Omega} = 6mA$  B





Fig 27

Teacher's Sign.

**Q4b>** In Fig 27,  $Q_1, Q_2, Q_3$  and  $Q_4$  indicate the operating points ( $Q$ -point) which is the intersections of op characteristics with DC load line, the suitable  $Q$  point is  $Q_3$  for which  $V_{CE} = 6V$ ,  $I_C = 3mA$

**Q4c>** Explain Common Emitter Input characteristics.

Common emitter input characteristics are the plot of input voltage ( $V_{BE}$ ) Vs  $I_B$  for constant  $V_{CE}$  values, for this consider the following CKE



In order to plot the input characteristics in CE mode,  $V_{CC}$  is varied and kept at a constant value which reflects the  $V_{CE}$  values. Now for variable values of  $V_{BE}$ ,  $I_B$  values are noted and plotted.

- When  $V_{CE} = 0$ , the characteristics are similar to forward biased diode.

- If  $V_{CE}$  is increased, effective base width decreases resulting in reduction of recombination of carrier in base region, hence due to which  $I_B$  decreases and appears later as compared with  $V_{CE} = 0$ .




Fig 29

Teacher's Sign.

Q5a) Explain the Blocks Diagram of Typical Op-Amp

Fig 30 Shows the Blocks Diagram of Op-Amp





Fig 30

Input Stage: It is a dual input Balanced Differential amplifier used for providing a very high gain of the order of 60dB.

Intermediate Stage: It is a dual i/p unbalanced differential amplifier stage, which provides the half of the gain provided by the first stage and has two input terminals. It provides the voltage gain for the Op-Amp

Level Shifting Stage: It is an Emitter-follower stage which is used to shift the DC level at the o/p of the intermediate stage of the Op-Amp to zero volts w.r.t ground


Output Stage: It is a low o/p impedance, large AG o/p voltage swing stage. It consists of push-pull complementary amplifier that meets the required levels.



Q5b) Explain Working of a Differential Amplifier

Using a basic differential op-Amp configuration, a Subtractor and a summing amplifier may be constructed as described below.


Fig 31: A subtractor



In this configuration, if P  
Signal can be  
Scaled to desired  
-d values by  
Selecting appropriate

values for the external resistors, if all R values  
are same then gain = 1,  $\therefore V_o = V_b - V_a$

Q5c) Explain op-Amp as a Integrator circuit with an i/p and o/p waveform using square wave as i/p




$$\frac{V_{in} - V_A}{R} = \frac{1}{C} \frac{d(V_A - V_{out})}{dt} \text{ and By virtual ground}$$

concept  $V_{IB} = 0, \therefore V_A = V_B = 0$ .

$$\therefore V_{out} = - \frac{1}{R \cdot C} \int_0^t V_{in} dt$$

Q5c) For a square wave I/P



Q6a) Explain Basic Differential Amplifier (Repeated question ref Q5b)

Q6b) Define Op-Amp Parameters Gain, CMRR, Slew Rate, input resistance.

a) Gain: There are two types of Gain in Op-Amp  
 a) Differential Gain ( $A_d$ ): It is the ratio of O/P voltage of the op-amp V<sub>o</sub> to I/P (Differential - al) voltage of the op-Amp where ( $V_{INP} \neq V_{NON-INP}$ ). is called  $A_d$

$$A_d = \frac{V_o}{V_d} = \frac{V_o}{V_{NI} - V_I} \quad \text{where } V_{NI} \neq V_I$$

b) Common mode Gain ( $A_c$ ): It is considered when  $V_{INP} = V_{NON-INP}$ .  $\therefore$

$$A_c = \frac{V_o}{V_d} = \frac{V_o}{V_{NI} - V_I} \quad \text{where } V_{NI} = V_I$$

Topic : .....

Q6b) CMRR: Common Mode Rejection Ratio is the ratio of magnitude of differential gain Ad to the magnitude of common mode gain Ac. is given by

$$\text{CMRR} = \left| \frac{Ad}{Ac} \right|, \text{ expressed in dB as.}$$


$$\text{CMRR(dB)} = 20 \log_{10} \left| \frac{Ad}{Ac} \right| \text{ dB}$$

Slew Rate (SR): It is the maximum rate of change of o/p voltage w.r.t time and is expressed in Volts per microsecond.


$$\therefore SR = \left( \frac{d V_o}{dt} \right)_{\max} \text{ v/msec}$$

Input Resistance ( $R_i$ ): It is the resistance between the two input terminals of op-amp, ideally.

$$R_i = \infty$$



Q6c) Explain Inverting amplifier



Topic : .....

Q6C> KCL at  $V_A$  gives

$$i_R = i_F$$

$$\frac{V_{in} - V_A}{R} = \frac{V_A - V_{out}}{R_f}$$

By virtual ground concept  $V_A = V_B = 0$ , ∴

$$\frac{V_{in}}{R} = \frac{-V_{out}}{R_f}$$


$$\therefore V_{out} = -\frac{R_f}{R} V_{in} \quad \text{---(1)}$$

Comparing (1) with  $V_o = A_v V_{in}$  - we get

$$\text{Gain} = -\frac{R_f}{R}$$

Example! If  $V_{in} = 2V$ ,  $R_f = 10k\Omega$ ,  $R = 1k\Omega$ , then

$$V_{out} = -\frac{10k}{1k} \times 2 = -20V$$



It is observed that there is 180° phase shift and amplification in Inverting Op-Amp configuration



Q7a) Convert Decimal to Binary

(1)  $2 \mid 41$

2	20 - 1	↑
2	10 - 0	
2	5 - 0	
2	2 - 1	
	1 - 0	

$(41)_{10} = (101001)_2$

(2)  $2 \mid 153$

2	76 - 11	$(153)_{10}$
2	38 - 0	"
2	19 - 0	$(10011001)_2$
2	9 - 1	
2	4 - 1	
2	2 - 0	
	1 - 0	

(3)  $(0.6875)_{10}$


$(0.6875)_{10} = (0.10110)_2$

$$\begin{array}{r} 0.6875 \times 2 = 1.375 \quad |1 \\ 0.375 \times 2 = 0.75 \quad |0 \\ 0.75 \times 2 = 1.5 \quad |1 \\ 0.5 \times 2 = 1.00 \quad |1 \\ 0 \times 2 = 0 \end{array}$$

(4)  $(0.513)_{10}$

$(0.513)_{10} \approx (0.1000)_2$

$$\begin{array}{r} 0.513 \times 2 = 1.026 \quad |1 \\ 0.026 \times 2 = 0.052 \quad |0 \\ 0.052 \times 2 = 0.104 \quad |0 \\ 0.104 \times 2 = 0.208 \quad |0 \\ 0.208 \times 2 = 0.416 \quad |0 \end{array}$$



Q7b) Write Down the Axiomatic Definition of Boolean Algebra.

Axiomatic Definition of Boolean Algebra is expressed w.r.t dot ( $\cdot$ ) and plus (+) operators as follows

Topic : .....

Q7b>	Property	• Operator	+ operator
①	Closure	YES	YES
②	Identity	Designated by 1 $x \cdot 1 = 1 \cdot x = x$	Designated by 0 $x + 0 = 0 + x = x$
③	Commutative	$x \cdot y = y \cdot x$	$x + y = y + x$
④	Distributive	• is distributive w.r.t + as $x \cdot (y + z) = (x \cdot y) + (x \cdot z)$	+ is distributive over . as $x + y(z) = (x + y) \cdot (x + z)$
⑤	Complement	$x \cdot x^1 = 0 \text{ or}$ $x \cdot \bar{x} = 0$	$x + \bar{x} = 1$ $x + \bar{x}^1 = 1$

Q7c&gt; Simplify the Boolean Functions to Minimum number of literals

$$\begin{aligned}
 ① F &= xy + x'y + yz \\
 &= (x \cdot y) + (x^1 \cdot y) + (y \cdot z)(x + \bar{x}) \\
 &= (xy) + (x^1 y) + x y z + x^1 y z \\
 &= (\cancel{xy})(1 + \cancel{z}) + (\cancel{x^1 y})(1 + \cancel{z}) \\
 &= (xy) + (x^1 y) \\
 &= y(x + x^1) \\
 &= y
 \end{aligned}$$

$$\begin{aligned}
 ② F &= (\bar{x}y + x(y+z) + \bar{y}\bar{z}) \\
 &= (\bar{x}y + xy + xz + \bar{y}\bar{z}) \\
 &= y(\bar{x} + x) + xz + \bar{y}\bar{z} \\
 &= y + xz + \bar{y}\bar{z}
 \end{aligned}$$

Q8a) Convert Binary to Decimal

$$\textcircled{1} \quad (110111)_2$$

$$= 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$= 32 + 16 + 0 + 4 + 2 + 1$$

$$= (55)_{10}$$

$$\textcircled{2} \quad (10101010)_2$$

$$= 1 \times 2^7 + 0 \times 2^6 + 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0$$

$$= 128 + 0 + 32 + 0 + 8 + 0 + 1 + 0$$

$$= (169)_{10}$$

$$\textcircled{3} \quad 0110 = 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 = 0 + 4 + 2 + 0 = (6)_{10}$$

$$\textcircled{4} \quad (100.1010)_2$$

$$100$$

$$= 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$$

$$= 4 + 0 + 0 = (4)_{10}$$

Fractional part -

$$= 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3}$$

$$= 1 \times 0.5 + 0 + 1 \times 0.125 = (0.625)_{10}$$



Q8b) Explain SOP and POS with examples

SOP and POS stands for Sum of Product [AND-OR] and Product of Sum [OR-AND] expressions.

**SOP:** Sum of Products are the Boolean expression involving OR expressions between two or more Anded literals. There are two types of SOP i) Standard SOP ii) Canonical SOP

Consider a function with literals (A, B, C).

$$F_1 = (A \cdot B \cdot C) + (A \cdot \bar{B} \cdot C) + (\bar{A} \cdot \bar{B} \cdot C)$$

$$F_2 = (A \cdot B) + (A \cdot \bar{B} \cdot C) + (\bar{C})$$

here  $F_1$  is having all the literals hence it is referred to as canonical SOP, whereas

$F_2$  is in SOP form but not having all the literals, it is referred to as Standard SOP terms.

Canonical SOP are expressed as follows

Term	value	canonical form
$a \cdot b \cdot c$	1 1 1	m7
$\bar{a} \cdot b \cdot c$	0 1 1	m3
$a \cdot b \cdot \bar{c}$	1 1 0	m6


Similarly the POS : Product of sum terms are also expressed as standard POS (may not cover all literals) and canonical POS (must cover all literals).

$$\text{Standard POS } F_1 = (\bar{A} + \bar{B} + \bar{C}) \cdot (A + \bar{B}) \cdot (\bar{A} + \bar{C})$$

$$\text{canonical POS } F_2 = (\bar{A} + \bar{B} + \bar{C}) \cdot (A + \bar{B} + C) \cdot (\bar{A} + \bar{B} + \bar{C})$$

canonical POS are expressed as

Term	value	canonical form
$(\bar{A} + \bar{B} + \bar{C})$	0 0 0	M7
$(A + \bar{B} + C)$	0 1 0	M2
$(\bar{A} + \bar{B} + C)$	1 1 0	M6




**Q 8c** Implement- Half adder using Basic gates  
 A half adder CKI- adds 2 one bit number and produces result- sum and carry.

Truth Table

A	B	Sum	Carry	From sum
0	0	0	0	Sum = $(\bar{A} \cdot B) + (A \cdot \bar{B})$
0	1	1	0	From carry
1	0	1	0	Carry = $A \cdot B$ .
1	1	0	1	

Implementations.




**Q 9a)** Explain Working Principle of Capacitive Transducer  
 Capacitive Displacement- Transducer

The equation for the capacitance between two plates separated by air or another dielectric is


$$C = \frac{\epsilon_r \epsilon_0 A}{d} \quad \text{--- (1), where}$$

C is Capacitance;  $\epsilon_r$  is relative Permittivity  
 $\epsilon_0$  is permittivity of free space ( $8.84 \times 10^{-12}$ ), A is the cross sectional area. of plates in  $m^2$ , d is the distance between two plates.

In case of a capacitive displacement-transducer which varies the distance between the plates ( $\Delta d$ ), the sensitivity is  $\Delta C/\Delta d$ , possibly expressed in pF/mm. For a transducer which varies capacitor area, the sensitivity is  $(\Delta C/\Delta A)$  and can be further reduced to  $(\Delta C/\Delta l)$  as shown below-



**Q9b>** Explain Working Principle and Applications of Piezoelectric Transducer.



In this type of transducer Mechanical Energy is converted into electrical energy and are based on the direct piezoelectric effect. A Piezoelectric material is the one in which an electric potential appears across certain surfaces of a crystal if the dimensions of crystal are changed by application of mechanical

cal force, a crystal is placed between a solid base and the force summing member. An externally applied force that enters the transducer through its pressure ports, an emf across the crystal, proportional to the magnitude of the applied pressure appears at the o/p. given by

$$K = \frac{\text{Transduced Force}}{\text{Applied force.}}$$

### Applications:

- (1) Measurement of force, pressure, acceleration.
- (2) HF Accelerometers.
- (3) Dynamic pressure


Q9c) Write down the Applications of Thermal Transducers

- (1) Used in Resistance Thermometers
- (2) Used in Thermistors to relate resistance and temperature
- (3) Used in Thermocouple based Thermometers
- (4) Used in Semiconductor Temperature Sensor



10 a &gt;

Explain Typical Radio Transmitter with Neat Blocks Diagram



Block Diagram of Radio Transmitter

In Radio Transmitters, the main modulation required to transmit the signals are dependent on frequency modulation concept.

Starting from Modulation In, there FM signals are fed to the Modulating processing Block, where the frequency of the signals to be transmitted are modulated w.r.t carrier signal. In order to transmit these modulated signal over a long distance, it is required to keep the amplitude levels and power levels of the message signal frequency w.r.t carrier, hence voltage and power amplifier stages will provide these required conditions for transmitter.

10a) The role of crystal oscillator is to produce the constant-frequency level signal which is desired to transmit the signals over the longer distance.

The RF Buffer Amplifier keeps buffering the required voltage levels, i.e. to transfer a voltage from a first CRT, having a high OIP impedance level, to a second CRT with a low input impedance.

A voltage amplifier is used to amplify the voltage levels of an input RF signal without significantly decreasing its power and its primary function is to amplify the low level RF signal generated by the modulator to a level that is suitable for further amplification by the power amplifier. The voltage amplifier must provide sufficient voltage gain to increase the signal level while maintaining a high SNR and low distortion.

RF OIP power amplifier determines the strength and fidelity of the transmitted signal. The choice of Amplifier Type and design will depend on the specific application requirements and the desired performance characteristics of the transmitter.



10 by

What is Modulation? Explain Need for Modulation

Modulation is the process of altering one or more characteristics of a carrier signal in order to transmit information which is modified w.r.t message signals amplitude, frequency and phase.

### Need For Modulation

- ① Efficient use of Band width: modulation allows multiple signals to be transmitted over the same set of parameters like amplitude, frequency and phase
- ② Long Distance Transmission: Modulation allows a signal to be modulated and then amplified which will be suitable for transmitting the signals over long distances without changing the quality /without loss
- ③ Size of Antenna: When transmission occurs over a free space, the antenna radiates signal and receiver receives it. For wavelength to be maintained hence length of antenna should be  $L = \lambda = \frac{c}{f} = \frac{3 \times 10^8}{1000} \text{ m}$   
 $L = \lambda = \frac{c}{f} = \frac{3 \times 10^8}{20 \times 10^6} \text{ m}$   
 $L = \lambda = \frac{c}{f} = \frac{3 \times 10^8}{1000 \times 10^6} \text{ m}$   
 $\therefore$  higher frequencies are desired

10c) What is noise? Explain the term channel noise and its effect.

Noise in communication is the unwanted signal which reduce SNR ratio.

### Channel Noise and its effect-

Channel Noise refers to any unwanted or random variations in a communication channel that can distort or interfere with the transmission of information. The effects of channel noise depends on the nature and severity of the noise and type of communication being affected.

### Effects

In general noise can cause interference with the transmitted signal, leading to reduced data rates or dropped calls.

In Digital communication channel noise can result in corrupted data, leading to errors or loss of information.

In Audio and video transmission, channel noise can cause distortion, resulting in degraded audio or video quality.

OK

HOD

19ugyS

Head of the Department  
Dept. of Electronic & Communication Engg.  
KLS V.D.I.T., HALIYAL (U.G.)

Dean, Academics  
KLS V.D.I.T., HALIYAL

Teacher's Sign.

OK