



Karnatak Law Society's

**VISHWANATHRAO DESHPANDE  
INSTITUTE OF TECHNOLOGY, HALIYAL**

(Recognized Under Section 2(f) of UGC Act, 1956)

Approved by AICTE, New Delhi, Affiliated to V. T. U., Belagavi

Udyog Vidyannagar, Dandeli Road, Haliyal - 581 329, Dist: Uttara Kannada, Karnataka

Ph: 08284 - 220861, 221409 Mob: 944945452 Fax: 08284 - 220813 www.klsvdit.edu.in | principal@klsvdit.edu.in



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

**ADD-ON COURSE SYLLABUS**

**TITLE: INTRODUCTION TO CLOUD COMPUTING**

Sem: 7<sup>th</sup>

Total Hours:30

MODULES
<b>MODULE1:</b> <b>Cloud Computing Overview:</b> Definition and essential characteristics, Benefits of Cloud Computing, History and Evolution, Different service providers and services, Types of cloud, Deployment models, centralized versus Distributed Systems, Accessing and Managing Cloud Services. 10 Hours
<b>MODULE2:</b> <b>Cloud Infrastructure:</b> Virtualizations, Components of Cloud Infrastructure, Cloud OS Image management, Cloud Computing Architectures, Spine and leaf architecture, HA and redundancy. <b>Cloud Virtualization:</b> Benefits, Models of compute virtualization. NFV and VNF's, Virtual Machines, Hypervisors, Containers and Microservices 10 Hours
<b>MODULE3:</b> <b>Cloud Networking:</b> Networking Devices, Overlay Network, Cloud traffic flow, SDN, NFV components, Types of cloud storage, Storage Area Networks. <b>Cloud Security:</b> Cloud risks and threats,Cloud security features, Cloud Security Components. <b>Cloud Automation Concepts:</b> Benefits of Automation, Devops and Netops, APIs. 10 Hours

**Text Book:**

T1: Dan C. Marinescu, Cloud Computing Theory And Practice, Elsevier Inc

  
HoD

Head of the Department  
Dept. of Electronic & Communication Engg.  
KLS V.D.I.T. HALIYAL (U.K.)



Karnatak Law Society's

**VISHWANATHRAO DESHPANDE  
INSTITUTE OF TECHNOLOGY, HALIYAL**

(Recognized Under Section 2(f) of UGC Act, 1956)

Approved by AICTE, New Delhi, Affiliated to V. T. U., Belagavi

Udyog Vidyanagar, Dandeli Road, Haliyal - 581 329, Dist: Uttara Kannada, Karnataka

Ph: 08284 - 220861, 221409 Mob: 944945452 Fax: 08284 - 220813 www.klsvdit.edu.in | principal@klsvdit.edu.in



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

**ADD-ON COURSE SYLLABUS**

**TITLE: BASICS OF MACHINE LEARNING**

Sem: 5<sup>th</sup>


Total Hours:30

<b>MODULES</b>	
<b>MODULE1:</b> <b>Introduction:</b> Objective, scope and validation techniques, Principal components analysis (Eigen values, Eigen vectors, Orthogonality), Distance measures & Different clustering methods (Distance, Density, Hierarchical)	10 Hours
<b>MODULE2:</b> <b>PRELIMINARIES OF MACHINE LEARNING:</b> What is machine learning; varieties of machine learning, learning input/output functions, Sample application. Boolean functions and their classes, CNF, DNF, decision lists. Version spaces for learning, version graphs, learning search of a version space, candidate elimination methods.	10 Hours
<b>MODULE3:</b> <b>Statistical Learning:</b> Background and general method, learning belief networks, nearest neighbour. Decision-trees, supervised learning of uni-variance decision trees, network equivalent of decision trees, over fitting and evaluation Inductive Logic Programming, notation and definitions, introducing recursive programs, inductive logic programming versus decision tree induction.	10 Hours

**Text Book:**

T1: Introduction to Machine learning, Nils J.Nilsson

T2: Machine learning for dummies, IBM Limited ed, by Judith Hurwitz and Daniel Kirsch

  
HoD

Head of the Department  
Dept. of Electronic & Communication Engg.  
KLS V.D.I.T. HALIYAL (U.K.)



Karnatak Law Society's

**VISHWANATHRAO DESHPANDE  
INSTITUTE OF TECHNOLOGY, HALIYAL**

(Recognized Under Section 2(f) of UGC Act, 1956)

Approved by AICTE, New Delhi, Affiliated to V. T. U., Belagavi  
Udyog Vidyanagar, Dandeli Road, Haliyal - 581 329, Dist: Uttara Kannada, Karnataka

Ph: 08284 - 220861, 221409 Mob: 944945452 Fax: 08284 - 220813 www.klsvdit.edu.in | principal@klsvdit.edu.in



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

**ADD-ON COURSE SYLLABUS**

**TITLE: ALGORITHMIC APPROACH TO SOLVE COMPLEX PROBLEMS**

Sem: 3<sup>rd</sup>

Total Hours:30

<b>MODULES</b>	
<b>MODULE1:</b> <b>Problem solving aspect:</b> Top-down approach, Implementation of Algorithms, Program Verification, Efficiency of Algorithms, Analysis of Algorithms	10 Hours
<b>MODULE2:</b> <b>Fundamental Algorithms:</b> Enhancing the values of two variables, Counting, Summation of set of numbers, Factorial Computation	10 Hours
<b>MODULE3:</b> <b>Sorting Techniques:</b> Sorting by selection, Sorting by exchange, Sorting by insertion methods	10 Hours

**Text Book:**

T1: "How to solve it by Computer", 1<sup>st</sup> Edition, R G Droomy

  
HoD

Head of the Department  
Dept. of Electronic & Communication Engg.  
KLS V.D.I.T., HALIYAL (U.K.)



**KLS Vishwanathrao Deshpande Institute of Technology**

(Approved by AICTE, New Delhi, Affiliated to VTU, Belagavi)  
(Recognized Under Section 2(F) by UGC, New Delhi)  
Udyog Vidya Nagar, Haliyal - 581 329, Dist.: Uttara Kannada  
Phone: 08284 - 220861, 220334, 221409, Fax: 08284 - 220813  
www.klsvdit.edu.in | principal@klsvdit.edu.in



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

**ADD-ON COURSE SYLLABUS**

**TITLE: FUNDAMENTALS OF NETWORK SECURITY**

**Sem : 4<sup>th</sup>**

**Total Hours:30**

<b>MODULES</b>	
<b>MODULE 1:</b> Introduction : Network security, Examples of security violations, Computer security concepts: confidentiality-Integrity-Availability-Accountability,Challenges of computer security, Hacking-Vulnerability-threats, Attacks-types: Active attacks, Passive attacks Denial of service attacks, Model for network security.	10 Hours
<b>MODULE 2:</b> Cryptography: Concepts and Techniques: Introduction, plain text and cipher text, substitution techniques, transposition techniques, encryption and decryption, symmetric and asymmetric key cryptography, steganography.	10 Hours
<b>MODULE 3:</b> Web Security : Secure Sockets Layer, Secure Sockets Layer, Transport Layer Security, HTTPS, Secure Shell (SSH), Intruders, Intrusion detection ,Malicious Softwares, Firewalls	10 Hours

**Text Book :** Cryptography and Network Security Principles and Practice!, Pearson Education Inc., William Stallings, 5th Edition, 2014, ISBN: 978-81-317- 6166-3.

**HoD**

Head of the Department  
Dept. of Electronic & Communication Engg.  
KLS V.D.I.T., HALIYAL (K.A.)



Karnatak Law Society's  
**Vishwanathrao Deshpande Institute of Technology, Haliyal**  
(Approved by AICTE, New Delhi. Affiliated to VTU, Belagavi)  
(Recognized Under Section 2(f) by UGC, New Delhi)  
Udyog Vidya Nagar, Haliyal – 581329, Dist: Uttara Kannada  
Phone: 08284-220861, 220334, 221409, Fax: 08284-220813  
Web: www.klsvdit.edu.in Email: principal@klsvdit.edu.in



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

**Add-on Course Syllabus**

**Title: Design Strategies of Integrated Circuits**

**Semester: 6<sup>th</sup>**

**Total Hours: 30Hrs**

Modules	
<b>Introduction to VLSI Design:</b> Introduction, Basic concepts of MOS, Schematic Design of Combinational Circuits using CMOS - NOT Gate, AND Gate, NAND Gate, OR Gate, NOR Gate, XOR Gate, XNOR Gate, Transmission Gate, Decoder, MUX, Memory – Basic Concepts and Working	10Hrs
Module-2	
<b>Layout Design Concepts:</b> Introduction, Lambda based Layout Design Rules, Do's and Dont's in Layout Design, CMOS Inverter layout design, CMOS NAND Gate Layout Design	10Hrs
Module-3	
<b>Circuit Design using Cadence:</b> Introduction to Cadence, Designing Circuits in Cadence using Virtuoso tool, Simulation, Analysis, Layout Design, Verification – DRC, ERC, LVS, RC Extraction, Post Layout Simulation, GDS II Generation	10Hrs

**Text Books:** T1: CMOS VLSI Design A circuits and System Perspective: Neil H. E. Weste and David M. Harris, 4<sup>th</sup> edition, Pearson Publication, 2011

T2: Basic VLSI Design Pucknell, 2<sup>nd</sup> edition Prentice Hall of India Publication, 1995.

R1: Digital Systems Design using VHDL – Charles H Roth, Jr. Thomson Publications, 2004

R2: HDL with digital design Nazeih Botros, Mercury Learning and Information, 2015

  
HOD

Head of the Department  
Dept. of Electronic & Communication Engg.  
KLS V.D.I.T. HALIYAL (U.K.)



## KLS Vishwanathrao Deshpande Institute of Technology

(Approved by AICTE, New Delhi, Affiliated to VTU, Belagavi)  
(Recognized Under Section 2(f) by UGC, New Delhi)  
Udyog Vidya Nagar, Haliyal - 581 329, Dist.: Uttara Kannada  
Phone: 08284 - 220861, 220334, 221409, Fax: 08284 - 220813  
www.klsvdit.edu.in | principal@klsvdit.edu.in



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

### ADD-ON COURSE SYLLABUS

**TITLE: CAREER OPPORTUNITIES IN VLSI (INDUSTRY PERSPECTIVE)**

Sem:8<sup>th</sup>

**Total Hours:30**

MODULES	
<b>Module 1:</b> <b>Introduction to VLSI System:</b> History and evolution of VLSI technology and system, VLSI Design flow, VLSI design style-FPGA, Role of VLSI Engineer, Application of VLSI Knowledge, List of reputed VLSI companies, Career opportunities in VLSI industry as engineer.	10Hrs
<b>Module 2:</b> <b>Layout Design:</b> CMOS Inverter layout design, Modelling combinational circuits, Implementation and Verification of Basic Gates and Registers.	10Hrs
<b>Module 3:</b> <b>Sequential Circuit Design:</b> Modelling Sequential Circuits, Implementation and verification of sequential circuits and Real time Circuits.	10Hrs

#### Text Books:

T1: CMOS VLSI Design A circuits and System Perspective: Neil H. E. Weste and David M. Harris, 4<sup>th</sup> edition, Pearson Publication, 2011

T2: Basic VLSI Design Pucknell, 2<sup>nd</sup> edition Prentice Hall of India Publication, 1995.

#### Reference Books:

R1: Digital Systems Design using VHDL – Charles H Roth, Jr. Thomson Publications, 2004

R2: HDL with digital design Nazeih Botros, Mercury Learning and Information, 2015

*M.H.S.*  
HOD

Head of the Department  
Dept. of Electronic & Communication Engg.  
KLS V.D.I.T. HALIYAL (U.K.A)