

CBCS SCHEME

USN

2	V	D	2	1	E	C	4	0	3
---	---	---	---	---	---	---	---	---	---

18EC56

Fifth Semester B.E. Degree Examination, Jan./Feb. 2023 Verilog HDL

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. Explain typical design flow for designing VLSI circuit using the flow chart. (08 Marks)
b. i) A 4-bit ripple carry adder (Ripple – Add) contains four 1-bit full adders (FA). Define the module FA. Do not define the internals or the terminal list. Define the module Ripple – Add. Do not define the internals or the terminal list. Instantiate four full adder of the type FA in the module Ripple-Add and call them fa0, fa1, fa2, and fa3.
ii) Define the module IS, using the module/endmodule keywords. Instantiate the modules MEM, Se, Xbar and call the instances mem1, sel and Xbar 1, respectively. You do not need to define the internals. Assume that the module IS has no terminals. (06 Marks)
c. What are the two styles of stimulus applications? Explain each method in brief. (06 Marks)

OR

- 2 a. Explain the trends in HDL. (04 Marks)
b. With a hierarchical diagram of a 4-bit ripple carry counter, explain the design hierarchy (10 Marks)
c. What is the difference between a module and a module instance? Explain with an example. (06 Marks)

Module-2

- 3 a. Describe different methods of connecting parts to internal signals. (06 Marks)
b. Explain \$ display, \$ monitor, \$ finish and \$ stop system tasks with examples. (08 Marks)
c. What are the basic components of a module? Explain all the components of a verilog module with a neat diagram. (06 Marks)

OR

- 4 a. Declare the following variables in verilog.
i) An 8-bit vector net called a – in
ii) A 16-bit hexadecimal unknown number with all x's
iii) A memory MEM containing 256 words of 64 bits each
iv) A parameter cache-size equal to 512. (04 Marks)
b. With example explain different types of lexical conventions. (08 Marks)
c. Write verilog description of SR latch. Also write stimulus code. (08 Marks)

Module-3

- 5 a. Write a verilog dataflow description for 4-bit full adder with carry lookahead. (06 Marks)
b. What would be the output of the following
 $a = 4'b1010, b = 4'b1111$
i) $a \& b$ ii) $a \&\&b$ iii) $\&a$ iv) $a >> 1$ v) $a >>> 1$
vi) $y = \{2\{a\}\}$ vii) $a \wedge b$ viii) $z = \{a, b\}$ (08 Marks)
c. What are rise, fall and Turn-off delays? How they are specified in verilog? (06 Marks)

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.
2. Any revealing of identification, appeal to evaluator and /or equations written eg, $42+8 = 50$, will be treated as malpractice.

OR

- 6 a. A full subtractor has three 1-bit inputs x , y and z (previous borrow) and two 1-bit outputs D (Difference) and B (Borrow) the logic equations are

$$D = \overline{XYZ} + \overline{XY}\overline{Z} + \overline{X}\overline{YZ} + XYZ$$

$$B = \overline{XY} + \overline{XZ} + YZ$$

(06 Marks)

Write verilog description using dataflow modeling. Instantiate the subtractor inside a stimulus block and test all possible combinations of inputs X , Y and Z .

- b. Discuss the And/or and Not gates with respect to logic symbols, gate instantiation and truth table.
- (06 Marks)
- c. Design AND-OR-INVERT (AOI) based 4:1 multiplexer write verilog description for the same and its stimulus.
- (08 Marks)

Module-4

- 7 a. Explain the following assignment statements and non-blocking assignment statements with relevant examples.
- (06 Marks)
- b. Write a verilog program for 8-to-1 multiplexer using case statement.
- (08 Marks)
- c. Give the differences between tasks and functions.
- (06 Marks)

OR

- 8 a. Explain sequential and parallel blocks with examples.
- (06 Marks)
- b. Design a negative edge-triggered D-flipflop (DUFF) with synchronous clear, active high (D -FF clears only at a negative edge of clock when clear is high). Design a clock with a period of 10 units and test the D-flipflop.
- (08 Marks)
- c. Write verilog program to call a function called calc-parity which computes the parity of a 32-bit data, [31-0] Data and display odd or even parity message.
- (06 Marks)

Module-5

- 9 a. Write a note on :
- i) Force and release
 - ii) Defparam statement
 - iii) time scale
 - iv) file output.
- (08 Marks)
- b. Write a note on verification of gate level netlist.
- (04 Marks)
- c. With a neat flow chart explain computer Aided logic synthesis process.
- (08 Marks)

OR

- 10 a. What is logic synthesis?
- (04 Marks)
- b. Interpret the following verilog constructs after logic synthesis.
- i) The assign statement
 - ii) The if-else statement
 - iii) The case statement
 - iv) The always statement
- (10 Marks)
- c. Write RTL description for magnitude comparator.
- (06 Marks)

* * * * *

KLS Vishwanathrao Deshpande Institute of Technology

Department of Electronics and Communication Engineering

Subject : Verilog HDL Jan/Feb 2023
Scheme and Solution

Subject
Code : 18EC56

Sem : 5

Staff : Prof. Shree Gowrisankar

Shri
Staff - Incharge
(Shree Gowrisankar)

~~PROF~~
HOD
(Dr. Mahendra M Dixit)

Deputy
Dean academic
(Dr. S. Deshpande)

Head of the Department
Dept. of Electronics & Communication Engg.
KLS V.D.I.T., HALIVAL (U.G.)

Module - I

1a. Explain typical design flow for designing VLSI circuit using the flow chart - 08 marks.

Sol:-

design flow — 03 marks

Explanation — 05 marks




fig: Typical design flow

The typical design flow is used by designers who use HDLs.

In any design, specification are written first, specifications describe abstractly the functionality, interface & overall architecture of digital circuit to be designed.

Specifications identify the requirements of the design.

Behavioral Description :- A high-level behavioral description is written to analyze the design in terms of functionality, performance, compliance to standards and other high level issues. Behavioral descriptions are written in HDL.

RTL Description

- The behavioral description undergoes stepwise refinement and is converted to an RTL Description in HDL
- Register Transfer level (RTL) is a design abstraction used to describe the dataflow that will implement the desired digital circuit.

Functional Verification and Testing. Once the RTL design is ready it needs to be verified for functional correctness, with the help of EDA simulators.

Logic Synthesis

- The functionally correct RTL design is converted into hardware schematic. This step is called Synthesis.
- Logic synthesis tools convert the RTL description to a gate level netlist

Gate level Netlist:- A gate level netlist is a description of the circuit in terms of gates and interconnections between them. Logic synthesis tool ensure that the gate level netlist meet timing, area & power specifications.

Logic Reification & Testing :- The gate level netlist is input to the physical design flow, where automatic place & route is done with the help of EDA tools.

The APR tools will select and place standard cells into rows, define input & output connections


Physical layout Verification :- Once the automatic place & route is done a layout is generated which is then verified.

Implementation :- The verified design is fabricated on a chip.

1b

- ix) A n -bit ripple carry adder (Ripple-Add) contains four 1-bit full adders (FA). Define the module FA. Do not define the internal or terminal list. Define the module Ripple-Add. Do not define the internal or terminal list. Instantiate four full-adder of the type FA in the module Ripple Add and call them fa0, fa1, fa2, fa3

Sol:- Scheme \rightarrow Defining module and instantiating carries - 3 marks



Rui

```
module FA();
```

```
---
```

```
<Internals>
```

```
---
```

```
endmodule
```

```
module RippleAdd();
```

```
---
```

```
FA fa0();
```

```
FA fa1();
```

```
FA fa2();
```

```
FA fa3();
```

```
---
```

```
endmodule
```

- i) Define the module IS, using the module/endmodule keywords. Instantiate the module MEM, Se, Xbar and call the instances mem1, se1, xbar1, respectively. You do not need to define the internals. Assume the module IS has no internal terminals.

Sol: Defining one module and instantiating carries - 3marks.

```
module IS();
```

```
---
```

```
MEM mem1();
```

```
Se se1();
```

```
Xbar xbar1();
```

```
---
```

```
endmodule
```

```
module mem();
```

```
---
```

```
endmodule
```

```
module se();
```

```
---
```

```
endmodule
```

```
module xbar();
```

```
---
```

```
endmodule
```

1c what are the two types of stimulus application?
Explain each method in brief → 06 Marks.


Sol:- Types of stimulus application - 02 marks
Each method - 02 x 02 marks
04 marks.

There are two types of stimulus application

- 1) Stimulus block instantiates design block
- 2) Top-level dummy block instantiates both design block & stimulus block.


- 1) Stimulus block instantiates design block

In this style stimulus block instantiates design block and directly drives the signal in the design block. Stimulus block acts as top level block



- 2) Second style:- Dummy block instantiates both stimulus and design block

Top-level block



Stimulus block interacts with design block through bus through the interface.

The stimulus block drives the signal d-cls and d-reset which are connected to clk, reset in the design block i.e. d-cls and d-reset are o/p's from stimulus block and acts as output to design block.

where q acts as output of design block and acts as input to stimulus block.

OR

a. Explain the trends in HDL — 04 Marks

Sol:- Trends in HDL (4 points) — 4 marks.

The most popular trend currently is to design in HDL at an RTL level, since logic synthesis tool can create gate level netlist from RTL level design. Verilog HDL is constantly being enhanced to meet the needs of new verification methodologies.

- * Formal Verification and assertion checking techniques have emerged.
- * Formal verification applies formal mathematical techniques to unify the correctness of Verilog HDL description and to establish equivalency between RTL and gate-level netlist.
- * Assertion checkers allow checking to be embedded in the RTL code.
- * For very high speed & timing - critical circuits like microprocessor, the gate level netlist provided by logic synthesis tool is not optimal.

In such cases designers map gate level description directly onto RTL description to achieve optimum results (Ans)

& b) With a hierarchical diagram of a 4-bit ripple carry counter, explain the design hierarchy — 10 Marks

Sol:- Hierarchical diagram of a 4-bit ripple carry counter - 04 marks
Explanation carries - 06 marks — 10 Marks

Top-level block = 4-bit Ripple counter

Sub-block = 4-number of T flip-flop

Cells = 1 D flip-flop & Inverter






Fig: Hierarchical diagram of a 4-bit ripple carry counter



Each T flip-flop



Hierarchical modelling concepts to verilog is related to verilog. Verilog provides module, which is the basic building block in verilog. One module calling another module is called instantiation. Object or another module is called instance.

Therefore for the hierarchical model 4-bit ripple carry counter, 4-bit ripple carry counter is the Top-level module or Top-level block.

T-flip flop is a subblock, which is another module in the top-level block (4-bit ripple carry counter)

4-T flip-flop are instantiated with different instance name like tff0, tff1, tff2 & tff3

where in each T-flip flop module / block instantiates another module called D-FF

Example program :-

```
module ripple-carry-counter (q, clk, reset);
    input clk, reset;
    output [3:0] q;
```

```
T_FF tff0(); // Instantiate T-FF in ripple-carry-counter
```

```
T_FF tff1();
```

```
T_FF tff2();
```

```
T_FF tff3();
```

- - -

```
endmodule
```

(Ans.)

```

module T_FF ();
    D_FF dff0(); // instantiate D-FF module in T-FF
endmodule

module D_FF();
endmodule

```

Q) what is the difference between a module and module instance? explain with an example - 06 Marks.

Sol:- Difference b/w module and module instance - 04 marks
 example —————— 02 marks
 —————— 06 marks

Module provide a template from which we can create actual objects

when module is invoked, verilog creates a unique object from the template

Each object has its own name, variables, parameters and I/O interface

The process of creating objects from a module template is called instantiation and the objects are called as instances.

Example:-

```

module ripple-carry-counter (q, c1s, reset);
    input c1s, reset;
    output [3:0] q;

```

T_FF tff0 (q[0], c1s, reset);

T_FF tff1 (q[1], q[0], reset);

```

`timescale 1ns / 1ps
module T-FF #(
    parameter integer q_width = 4,
    parameter integer d_width = 1
) (
    input [q_width-1:0] q,
    output [d_width-1:0] d,
    input clk,
    input reset
);
    reg [q_width-1:0] q;
    assign d = q;
endmodule

```

```

module D-FF (
    input [q_width-1:0] q,
    input [d_width-1:0] d,
    input clk,
    input reset
);
    reg [q_width-1:0] q;
    assign q = d;
endmodule

```

```

module Q-FF (
    input [q_width-1:0] q,
    input [d_width-1:0] d,
    input clk,
    input reset
);
    reg [q_width-1:0] q;
    always @ (posedge reset or posedge clk)
        if (reset)
            q <= 1'b0;
        else
            q <= d;
endmodule

```

Module - 2

- a. Describe different methods of connecting parts to internal signals — 06 Marks
- b. Different methods of making connection between signals — $03 \times 2 = 06$ marks

There are two methods of making connection between signals specified in the module instantiation & the ports in module definition.

17 Connecting by ordered list

The signals to be connected must appear in the module instantiation in the same order as the ports in the port list in the module definition.

Ex:- module Top;

```
reg [3:0] A, B;  
reg C-in;  
wire [3:0] sum;  
wire C-out;
```

fulladd4 fa-ordered (sum, C-OUT, A, B, C-in);

- - -

endmodule

```
module fulladd4 (sum, C-out, a, b, c-in);  
output [3:0] sum;  
output C-out;  
input [3:0] a, b;  
input c-in;
```

- - -

- module externals

- - -

endmodule

18 Connecting ports by name:

for large designs where modules having 50 ports for example, remembering the order of the ports in the module definition is impractical & error-prone. Verilog provides the capability to connect external signals to ports by the port names, rather than by position.

We can specify the port connections in any order as long as the port name in the module definition correctly matches the external signal. Rui

Ex:-

fulladd4 fa-basename (.c-out(c-out), .sum(sum),
.b(b), .cin(c-in), .a(a));

- 3b. Explain \$display, \$monitor, \$finish and \$stop system tasks with examples — 08 marks.

Sol:- Each system task carries — 02 marks
— $02 \times 4 = 08$ marks.

1) \$display :- \$display system task is used for displaying value of variables or strings or expressions.

Syntax:- \$display(p1, p2, p3, ..., pn);

\$display produces a new line without any arguments.

Ex:- \$display("Hello Verilog World");
-- Hello Verilog world.

2) \$monitor :- \$monitor provides a mechanism to monitor a signal when its value changes

Syntax:- \$monitor(p1, p2, p3, ..., pn);

where p1, p2, p3...pn can be variables, signal names or quoted strings.

\$monitor continuously monitors the values of variable or signals

Q1:- $\$finish$:- $\$finish$ task terminates the simulation Ques.

Ex:- initial

begin

time = 0;

reset = 1;

#900 \$finish; # terminate the simulation at 900ns
end


Q2) $\$stop$:- $\$stop$ task puts the simulation in an interactive mode. The $\$stop$ task is used whenever the designer wants to suspend the simulation & examine the values of the signals in the design.

Ex:- #100 \$stop;

Q3) what are the basic components of a module? Explain all the components of a verilog module with a neat diagram

— 06 marks.

Sol:- Basic components of verilog module carrier — 02 marks
Explanation of all the components with diagram — 04 marks
06 marks.



Module definition :- begins with keyword module

The module name, port list, port declarations, optional parameters must come in a module definition.

Port list and port declarations are present only if the module has any ports to interact with the external environment.

The five components within a module are

- 1) variable declarations
- 2) data flow statements
- 3) instantiation of lower modules
- 4) behavioral blocks
- 5) tasks or functions

These components can be in any order and at any place in the module definition.

endmodule statement must always come last in a module definition.

OR

Q1:- Declare the following variables in Verilog - 04 marks

- i) an 8-bit vector net called a_in
- ii) A 16-bit hexadecimal unknown number with all x's
- iii) A memory MEM containing 8st words of 64 bits each
- iv) A parameter cache-size equal to 512.

Sol:- Declaration of variables in verilog $1 \times 4 = 04$ marks

- i) wire [7:0] a_in
- ii) 16'hx
- iii) reg [63:0] ^mem [0:255]
- iv) parameter cache-size=512;

Q5. With example explain different types of lexical conventions (Ans.)
→ 08 marks

Sol:- Atleast 04 types of lexical convention - $04 \times 02 = 08$ marks

1. white space:-

Blank spaces (\b), tabs (\t), newlines (\n) comprise the white space. white space is ignored by verilog except when it separates tokens.

white space is not ignored in strings.

2) Comments :- comments can be inserted in the code or program for readability and documentation.

There are two ways of writing comments
1) single or one-line comment :- starts with //

2) multiple line comment :- start with /* & ends with */

3) Operators :- operators are of three types unary, binary & ternary.

Ex:- $a = \sim b;$ // unary operator

$a = b \& c;$ // && is binary operator

$a = b ? c : d;$ // ?: is ternary operator.

4) String:- string is a sequence of characters that are enclosed by double quotes

Ex:- "Hello Verilog World" // is a string

4c. Write verilog description of SR latch. Also write stimulus code — 08 marks

Sol:- Verilog description of SR latch — 04 marks
stimulus code — 04 marks
08 marks

```
module SR_latch (Q, Qbar, Sbar, Rbar);
output Q, Qbar;
input Sbar, Rbar;
nand n1 (Q, Sbar, Qbar);
nand n2 (Qbar, Rbar, S);
endmodule
```

```
// Stimulus code
module Top;
wire q, qbar;
reg set, reset;
SR_latch m1 (q, qbar, ~set, ~reset);
initial
begin
`monitor($time, "set = 1.b; reset = 1.b, q = 1.b");
set, reset, q);
set = 0;
reset = 0;
#5 reset = 1;
#5 reset = 0;
#5 set = 1;
end
endmodule
```

Module - 3

5a Write a verilog data flow description for 4-bit full adder with carry lookahead — 06 marks

Sol: - data flow description for 4-bit full adder with carry lookahead — 06 marks

```

module fulladd4 (sum, c-out, a, b, c-in);
output [3:0] sum;
output c-out;
input [3:0] a, b;
input c-in;
wire p0, g0, p1, g1, p2, g2, p3, g3;
wire c4, c3, c2, c1;
assign p0 = a[0] ^ b[0];
p1 = a[1] ^ b[1],
p2 = a[2] ^ b[2],
p3 = a[3] ^ b[3];
assign g0 = a[0] & b[0],
g1 = a[1] & b[1],
g2 = a[2] & b[2],
g3 = a[3] & b[3];
assign c1 = g0 | (p0 & c-in),
c2 = g1 | (p1 & g0) | (p1 & p0 & c-in),
c3 = g2 | (p2 & g1) | (p2 & p1 & g0) | (p2 & p1 & p0 & c-in),
c4 = g3 | (p3 & g2) | (p3 & p2 & g1) | (p3 & p2 & p1 & g0) |
      (p3 & p2 & p1 & p0 & c-in);
assign sum[0] = p0 ^ c-in;
sum[1] = p1 ^ c1,
sum[2] = p2 ^ c2,
sum[3] = p3 ^ c3;
assign c-out = c4;
endmodule

```

Q5b What would be the output of the following - 08 Marks
 $a = 4'b1010$, $b = 4'b1111$

- (i) $a \& b$ (ii) $a \& \& b$ (iii) $\&a$ (iv) $a >> 1$
(v) $a >>> 1$ (vi) $y = \{ \alpha \{ a \} \}$ (vii) $a \wedge b$
(viii) $z = \{ a, b \}$

Sol:- Output of each logic operations carries - 1 mark
- $1 \times 8 = 8$ marks

i) $a \& b$ $a = 1010$
 $b = \underline{\quad 1111\quad}$
 $a = 1010$

ii) $a \& \& b$ True

iii) $\&a$ $a = 1010$
 $\begin{array}{r} 1010 \\ \hline 1010 \end{array}$
 $a = 1'b0$

iv) $a >> 1$
 $a = 1010$
after right shift a by 1
 $a = 0101$

v) $a >>> 1$

vi) $y = \{ \alpha \{ a \} \}$

$$y = 8'b10101010$$


vii) $a \wedge b$ $a = 1010$
 $b = \underline{\quad 1111\quad}$
 $a = 0101$

viii) $z = \{ a, b \}$
 $z = 8'b10101111$


5c what is rise, fall and Turn-off delays? How they are specified in verilog — 06 marks

Sol:- Delay specification & explanation — $03 \times 2 = 06$ marks

Rise delay :- The rise delay is associated with a gate output transition to a 1 from another value



Fall delay :- The fall delay is associated with a gate output transition to a 0 from another value



Turn-off delay :- The turn-off delay is associated with a gate output transition to the high impedance value (Z) from another value

There are three types of delay specification

- 1) one - delay
- 2) two - delay
- 3) three - delay

1) One-delay :- Ex:- and #(delay-time) a1(out, i1, i2);
and #(5) a1(out, i1, i2); // rise = 5
fall = 5

2) Two-delay :- Ex:- and #(rise-v, fall-v) a1(out, i1, i2);
and #(2, 3) a1(out, i1, i2); // rise = 2
fall = 3

3) Three-delay Ex:- and #(rise-v, fall-v, turn) a1(out, i1, i2);
and #(2, 3, 4) a1(out, i1, i2, i3);
rise = 2, fall = 3, turnoff = 4

Ques.

6a A full subtractor OR has three 1-bit inputs, x, y and z and two 1-bit outputs D and B . The logic equations are

$$D = \bar{x}\bar{y}z + \bar{x}yz + x\bar{y}z + xy\bar{z}$$

$$B = \bar{x}y + \bar{x}z + yz$$

Write Verilog description using dataflow modeling. Instantiate a full subtractor inside stimulus block and test all possible combinations of inputs x, y and z — 06 Marks

Sol:- Verilog description for full subtractor using dataflow modeling carries — 02 marks

module Subtractor (x, y, z, D, B); test bench — 03 marks

input x, y, z;

output D, B;

assign D = $(\sim x \& \sim y \& z) | (\sim x \& y \& \sim z) | (x \& \sim y \& \sim z) | (x \& y \& z)$;

assign B = $(\sim x \& y) | (\sim x \& z) | (y \& z)$;

endmodule

module testbench;

wire D, B;

reg X, Y, Z;

Subtractor sub (X, Y, Z, D, B);

initial

begin

X = 0; Y = 0; Z = 0;

#100 X = 0; Y = 0; Z = 1;

#100 X = 0; Y = 1; Z = 0;

#100 X = 0; Y = 1; Z = 1;

#100 X = 1; Y = 0; Z = 0;

#101 X = 1; Y = 0; Z = 1;

#110 X = 1; Y = 1; Z = 0;

#111 X = 1; Y = 1; Z = 1;


end

6b. Discuss And/or and Not gates with respect to logic symbols, gate instantiation & truth table — 06 Marks

Sol:- each logic gate carries — 02 Marks
 $02 \times 3 = 06$ Marks

AND gate

Symbol :-




Gate instantiation and as (out, i_1, i_2);

Truth table:

and	0	1	X	Z
0	0	0	0	0
1	0	1	X	Z
X	0	X	X	X
Z	0	Z	X	X

OR gate :-

Symbol :-




Gate instantiation : or or1 (out, i_1, i_2);

Truth table

or	0	1	X	Z
0	0	1	X	X
1	1	1	1	1
X	X	1	X	X
Z	X	1	X	X

Not gate

Symbol :-



Gate instantiation

not n1 (out, in);

Truth table:-

not	in	out
0	1	
1	0	
X	X	
Z	X	


6c Design AND - OR - Invert based 4:1 multiplexer write
Verilog description for the same & its stimulus - 08 marks

Sol: Designing of AND - OR - Invert based 4:1 mux - 02 marks
Verilog description for 4:1 mux — 03 marks
Stimulus for 4:1 mux — 03 marks
08 Marks

4:1 mux

A	B	D ₀	D ₁	D ₂	D ₃	Z
0	0	1	0	1	0	D ₀ = 1
0	1	1	0	1	0	D ₁ = 0
1	0	1	0	1	0	D ₂ = 1
1	1	1	0	1	0	D ₃ = 0

$$Z = D_0 \bar{A} \bar{B} + D_1 \bar{A} B + D_2 A \bar{B} + D_3 A B$$



Verilog description

module mux4to1 (A,B,D₀,D₁,D₂,D₃,Y);

input A,B,D₀,D₁,D₂,D₃;

output Y;

wire x,y,p,q,r,s;
not (x,A);

and a1 (p,D₀,x,y);
not (y,B);

and a2 (q,D₁,x,B);

and a3 (r,D₂,A,y);

and a4 (s,D₃,A,B);

y o1 (y,p,q,r,s);

endmodule

Ravi

```

synthesizable code
module tb;
    wire z;
    reg a, b, d0, d1, d2, d3;
    initial
        begin
            a = 1'b0;
            b = 1'b0;
            d0 = 1'b0;
            d1 = 1'b0;
            d2 = 1'b1;
            d3 = 1'b0;
        #100;
        . . .
        .
        .
    end
endmodule

```

Module - 4

Qa Explain the following assignment statements and non-blocking assignment statements with relevant examples — 06 marks

Sol:- assignment statement with ex - 03 marks

non-blocking assignment statement with ex - 03 marks

Blocking assignment statements are executed in the order they are specified in a sequential block.

A blocking assignment will not block execution of statements that follow in a parallel block

The = operator is used to specify blocking assignments

Ex:-

```

reg x, y, z;
reg [15:0] reg-a, reg-b;
integer count;
initial
begin
    x=0; y=1; z=1;
    count=0;
    reg-a = 16'b0; reg-b = reg-a;
    #10 reg-a [2] = 1'b1;

```

#10 reg -b [15:13] = {x, y, z};
Count = Count + 1;
end

Rui.

Non blocking assignments

Non blocking assignments allow scheduling of assignments without blocking execution of the statement that follows in a sequential block. A := operator is used to specify non-blocking assignments.

Ex:-

```
reg x, y, z;  
reg [15:0] reg-a, reg-b;  
integer count;  
initial  
begin  
    x = 0; y = 1; z = 1;  
    count = 0;  
    reg-a = 16'b0; reg-b = reg-a;  
    reg-a[2] <= 15 1'b1;  
    reg-b[15:13] <= #10 {x, y, z}  
    count <= count + 1;  
end
```

Q6. Write verilog program for 8-to-1 multiplexer using case statement -08 marks

Sol. - verilog code for 8:1 mux using case statement carries - 08 marks

```
module mux8to1 ( s0, s1, s2, d, y);  
    input s0, s1, s2;  
    input [7:0] d;  
    output y;  
    input en;  
    always @ ( d, s0, s1, s2 )  
    begin  
        if (en == 1)  
            case { s0, s1, s2 }  
                3'd0 : y = d[0];  
                3'd1 : y = d[1];  
                3'd2 : y = d[2];  
                3'd3 : y = d[3];  
                3'd4 : y = d[4];  
                3'd5 : y = d[5];  
                3'd6 : y = d[6];  
                3'd7 : y = d[7];  
            endcase  
        end  
    end
```

3'd4; $y = d[4];$
3'd5; $y = d[5];$
3'd6; $y = d[6];$
3'd7; $y = d[7];$

default: $y = 1'b0;$

endcase

else

$y = 1'b1;$

end

endmodule

To Give the difference between tasks and functions - 06 marks

Sol:- Listing out the differences b/w tasks & function
at least 6 - caeice - 06 marks

Functions

1. A function can enable another function but not another task
2. Function always execute in 0 simulation time
3. Functions must not contain any delay, event or timing control statements
4. Functions must have at least one input argument. They have more than one input
5. Function always return a single value. They cannot have inout or output arguments
6. Functions can have input arguments

Tasks

1. A task can enable other tasks & functions
2. Tasks may execute in non-zero simulation time
3. Tasks may contain delay, event or Timing control statements
4. Tasks may have zero or more arguments of type input, output or inout
5. Tasks do not return with a value, but can pass multiple values through output & inout arguments
6. Tasks can have input, output & inout arguments

Ques

8 a. Explain sequential and Parallel blocks with an example — 06 Marks

Sol:- Sequential block — 03 Marks
Parallel block — 003 Marks
06 Marks

Sequential block: The keywords begin and end, to group statements into sequential blocks. Statements in a sequential block are processed in the order they are specified. If delay or event control is specified, it is relative to the simulation time when the previous statement in the block completed execution.

Ex:-
`reg x,y;
`reg [1:0] z,w;
initial
begin
x = 1'b0;
y = 1'b1;
z = {x,y};
w = {y,x};
end

Parallel block: Parallel block, specified by keywords fork and join, statements in a parallel block are executed concurrently. Ordering of statements is controlled by the delay or event control assigned to each statement. If delay or event control is specified, it is relative to the time the block was entered.

Ex:-
`reg x,y;
`reg [1:0] z,w;
initial
fork
x = 1'b0;
#5 y = 1'b1;
#10 z = {x,y};
#20 w = {y,x};
join

8b Design a negative edge-triggered D flip-flop (DUFF) with synchronous clear, active high (DFF clears only at a negative edge of clock when clear is high). Design a clock with a period of 10 units & test the D - flip - flop — 08 Marks.

Sol:- Designing of a negative edge-triggered D flip-flop - 04 marks
Designing of a clock with a period of 10 units & testing — 04 marks
—————
08 marks

Design block

```
module DFF ( d, clk, clr, q );
```

```
    input  d, clk, clr;
```

```
    output q;
```

```
    reg q;
```

```
    always @ (negedge clk)
```

```
begin
```

```
    if (clr)
```

```
        q = 1'd0;
```

```
    else
```

```
        q = d;
```

```
end
```

```
endmodule
```

Stimulus block

```
module test;
```

```
    reg clk, clr, d;
```

```
    wire q;
```

```
d-ff auff (.clk(clk), .q(q), .clr(clr), .d(d));
```

```
initial
```

```
    clk = 1'b0;
```

```
    always @ (clk)
```

```
        forever
```

```
            #5 clk = ~clk;
```

```
endmodule
```

8c Write Verilog program to call function called calc-parity which computes the parity of 32-bit data [31:0] Data & display odd or even parity — 06 marks

Sol:- Verilog code for a calc-parity — 06 marks
module parity;

reg [31:0] addr;

reg parity;

always @ (addr)

begin

parity = calc-parity(addr);

\$display ("Parity calculated = ", parity, calc-parity(addr));

end

function calc-parity;

input [31:0] address;

begin

calc-parity = ^address;

end

endfunction

—

endmodule

Modelle 5

Qa. Write a note on

— 08 marks

i) force & release

ii) Defparam statement

iii) time scale

iv) file output

Sol:- i) force & release — 02 marks

force and release are used to express the second form

iii) force & release statements: These statements are used to override continuous assignments. They can be used to override assignments on both registers and nets. force and release statements are typically used in interactive debugging process, where certain registers or nets are forced to a value & the effect on other registers & net is noted.

iv) Defparam statement — 02 marks

parameters values can be changed in any module instance in the design with the keyword defparam. The hierarchical name of the module instance can be used to override parameter values. Multiple defparam can appear in a module. Any parameter can be overridden with the defparam statement.

v) time-scale — 02 marks

In a single simulation, delay values in one module need to be defined by using a certain time unit e.g. 1.us and delay values in another module need to be defined by using different time unit e.g. 100ns. Therefore verilog HDL allows the reference time unit for modules to be specified with the ~timescale compiler directive.

Syntax:- ~timescale {reference-time-unit} / {time-precision}

vi) file output — 02 marks

file can be opened with the system task \$fopen

`$fopen ("name-of-file");`

`<file-handle> = $fopen ("name-of-file");`

`$fopen returns a 32-bit value called multichannel file descriptor`

Sol:- note on verification of gate level netlist - 04 marts.

The optimized gate-level netlist produced by the logic synthesis tool must be verified for functionality. Also, the synthesis tool may not always be able to meet both timing & area requirements if they are too stringent.


Functional verification

Identical stimulus is run with the original RTL and synthesized gate-level descriptions of the design. The output is compared to find any mismatches.

Timing Verification :- The gate level netlist is typically checked for timing by use of timing simulation or by a static timing verifier. If any timing constraints are violated, the designer must either redesign part of the RTL or make trade-offs in design constraints for logic synthesis. The entire flow is iterated until timing requirements are met.

Q:- With a neat flow chart explain computer Aided logic Synthesis process — 08 marts.

Q:- flow chart carries - 03 marts
Explanation — 05 marts
— 08 marts.



The advent of computer aided logic synthesis tool has automated the process of converting the high level description to logic gates. Instead of trying to perform logic synthesis in their minds, designers can now concentrate on the architectural trade offs, high level description of the design, accurate design constraints & optimization of cells in the standard cell library. These are fed to the computer - aided logic synthesis tool, which performs several optimizations internally & generates optimized gate level descriptions. Also instead of drawing the high level description on a screen or a piece of paper, designers describe the high level design in terms of HDLs. Verilog HDL has become one of the popular HDLs for writing of high-level descriptions.

Automated logic synthesis has significantly reduced time for conversion from high-level design representations to gates. This allowed designers to spend more time on designing at higher level of representation, because less time is required for connecting the design to gates.

Q

OR

a. what is logic synthesis

→ 04 Marks

Sol:- explanation of logic synthesis → 04 marks

Logic synthesis is the process of converting a high level description of the design into an optimized gate level representation, given a standard cell library & certain design constraints.

A standard cell library can have simple cells, such as basic logic gates like and, or & not gates or macro cells such as adder, mux and flip-flops. A standard cell library is also known as technology library.

Logic synthesis always emits,

Q

b Interpret the following Verilog constructs after logic synthesis → 10 Marks

i) assign statement

ii) if - else statement

iii) case statement

iv) always statement

∴ each interpretation carries


→ 2.5 marks

$$2.5 \times 4 = 10 \text{ marks}$$

i) assign statement

assign out = (a & b) | c;

The above assign statement is translated to gate level representation.



ii) if - else statement

if - else statements translate to multiplexers where the control signal is the signal or variable in the if clause.

if (s)
out = i₁;

else
out = i₀;


iii) case statement

case (s)

i' b₀ : out = i₀;

i' b₁ : out = i₁;


endcase



Q1) always statement

always Statement can be used to infer sequential and combinational logic. For sequential logic, the always statement must be controlled by the change in the value of a clock signal called C1K.

always @ (posedge C1K)
q <= d;



Q1) always @ (C1K or d)
if (C1K)
q <= d;

Vivado description creates - level sensitive latch.

Q2. Write RTL description for magnitude comparator — 06 Marks

Sol:- RTL description for magnitude comparator — 6 marks

```
module magnitude_comparator (A_gt_B, A_lt_B, A_eq_B,
    output A_gt_B, A_lt_B, A_eq_B;
    input [3:0] A, B;
    assign A_gt_B = (A > B);
    assign A_lt_B = (A < B);
    assign A_eq_B = (A == B);
endmodule
```