



KLS V DIT, HALIYAL

Transforming through Technology



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGG.



Hands-on Workshop on


IC Design using Cadence

5th & 6th April 2023

9 AM onwards

Resource Person

**Mr. Priyanshu Datta &
Mr. P. Rajendra**



**INSTITUTION'S
INNOVATION
COUNCIL**

(Ministry of Education Initiative)

**Workshop Coordinator
Prof. Deepak Sharma**


Principal

Dr. Mahendra M. Dixit
K. S. Vishwanathrao Deshpande
Institute of Technology, Haliyal
Prof. & Head (E&CE)



ENTUPLE
TECHNOLOGIES

PRESIDENT,
INSTITUTION'S INNOVATION COUNCIL,
KLS V DIT, HALIYAL -581329
ID CODE: IC202216479



Ministry of Education's
INNOVATION CELL
(GOVERNMENT OF INDIA)

www.klsvdit.edu.in

Dr. V. A. Kulkarni,
Principal



Date: 06.04.2023

Report on workshop – IC DESIGN USING CADENCE

Date of Workshop	:	5 th & 6 th April 2023
Workshop Title	:	Hands on workshop on “IC Design using Cadence”
Resource Persons	:	Mr. Priyanshu Datta and Mr. P. Rajendra, Entuple Technologies, Bengaluru
Occasion of Event	:	Workshop on Prototype / Process Design and Development
Venue	:	VLSI Lab, Dept. of E&CE, KLS VEDIT, Haliyal
Coordinator	:	Prof. Deepak Sharma


The following is the brief report on “Hands on workshop on – IC Design using Cadence” related to the Activity of Workshop on Prototype / Process Design and Development as per IIC guidelines.


Day – 1: 5th April 2023

- The Department of Electronics & Communication Engg., KLS VEDIT, Haliyal successfully conducted “Hands on workshop on – IC Design using Cadence”. Mr. Priyanshu Datta and Mr. P. Rajendra, Entuple Technologies, Bengaluru were the Resource Persons for the workshop.
- Prof. Deepak Sharma, Coordinator formally welcomed gathering and briefed about the relevance of the workshop and introduced the Resource Persons.
- Resource persons began the workshop with VLSI design flow. They demonstrated the schematic design of Inverter on Generic Process Design Kit (gpdk) 180nm Technology using Virtuoso Tool in Cadence Software. Symbol of the Inverter was created and functionality of the same was verified using Spectre Tool.
- Physical verification was done in afternoon session. Layout of Inverter was designed and the design was physically verified by Design Rule Check, Electrical Rule Check & Layout Versus Schematic.
- Parasitic (RC) extraction was carried out which was followed by back annotation of the design. Finally, GDS II file was created at the end of session 2 for Day -1 of the workshop.

Day – 2: 6th April 2023

- Second day workshop started with the Design & Digital verification of 4 – bit Up – Down Counter was demonstrated by the Resource persons.
- The Verilog Code for the design was simulated and synthesis has been carried out.
- The steps in back end design during layout design included floor planning, pre-placement, pin & block placement, routing.
- The complete steps in IC design using Cadence has been demonstrated by the resource persons.
- More than 60 Students and 10 Faculty Members have attended the workshop from E&CE and E&EE Departments.


Principal
KLS Vishwanathrao Deshpande
Institute of Technology, Haliyal


Dr. Mahendra M. Dixit,
President IIC,
Prof. & Head (E&CE),
KLS VEDIT, Haliyal.
INSTITUTION'S INNOVATION COUNCIL,
KLS VEDIT, HALIYAL -581329
IIC CODE: IC202218479






KLS Vishwanathrao Deshpande Institute of Technology

(Approved by AICTE, New Delhi, Affiliated to VTU, Belagavi)
(Recognized Under Section 2(f) by UGC, New Delhi)
Udyog Vidya Nagar, Haliyal - 581 329, Dist.: Uttara Kannada
Phone: 08284 - 220861, 220334, 221409, Fax: 08284 - 220813
www.klsvdit.edu.in | principal@klsvdit.edu.in



Date: 06.04.2023

GLIMPSES OF EVENT



Mr. S. S. ...
PRESIDENT,
INSTITUTION'S INNOVATION COUNCIL,
KLS VEDIT, HALIYAL - 581329
IC CODE: IC202218479

Principal
KLS Vishwanathrao Deshpande
Institute of Technology, Haliyal