

KLS Vishwanathrao Deshpande Institute of Technology

(Accredited by NAAC with "A" Grade)

(Approved by AICTE, New Delhi, Affiliated to VTU, Belagavi)

(Recognized Under Section 2(f) by UGC, New Delhi)

Udyog Vidya Nagar, Haliyal - 581 329, Dist.: Uttara Kannada

Phone: 08284 - 220861, 220334, 221409, Fax: 08284 - 220813

www.klsvdit.edu.in | principal@klsvdit.edu.in | hodece@klsvdit.edu.in



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

University / Model Question Paper Scheme & Solution


Faculty Name	:	DEEPAK SHARMA
Course Name	:	VLSI DESIGN
Course Code	:	18ECT72
Year of Question Paper	:	2023 - 24
Date of Submission	:	15/04/2024


Faculty Member


HoD
Head of the Department


Dean (Acad.)


- 6 a. Explain: i) Pseudo-nMOS ii) Ganged CMOS with necessary circuit examples. (06 Marks)
- b. If a unit transistor has $R = 10K\Omega$ and $c = 0.1fF$ in a 65nm process, compute the delay, in picoseconds, of the inverter Fig.Q.6(b) with a fan out of $h = 4$. (06 Marks)



- c. Explain linear delay model compare the logical effort of the following gates with the help of schematic diagrams: i) 3-input NAND gate ii) 3 input NOR gate. (08 Marks)


Module-4

- 7 a. Explain Resettable latches and flipflops using CMOS transmission gate. (06 Marks)
- b. Explain Dynamic logic. (06 Marks)
- c. Consider the two nFET chain in Fig.Q.7(c). The power supply is set to a value of $V_{DD} = 3.3V$ and the nFET threshold voltage is $V_{Tn} = 0.55V$. Find the output voltage V_{out} at the right side of the chain for the following values: i) $V_{in} = 2.9V$ ii) $V_{in} = 3.0V$ iii) $V_{in} = 1.4V$ iv) $V_{in} = 3.1V$ (08 Marks)



OR

- 8 a. Explain pulsed latches with schematic and waveforms. (06 Marks)
- b. The output of an nFET is used to drive the gate of another nFET as shown in Fig.Q.8(b). Assume that $V_{DD} = 3.3V$ and $V_{tn} = 0.6V$. Find the output voltage V_{out} when the input voltages are at following values:
 i) $V_a = 3.3V$ and $V_b = 3.3V$
 ii) $V_a = 2.0V$ and $V_b = 2.5V$.



- c. Explain Domino logic. (06 Marks)

Module-5



- 9 a. With neat schematic diagram explain the operation of Full CMOS static RAM cell. (10 Marks)
- b. Explain the different fault models. (10 Marks)
- OR**
- 10 a. With neat schematic diagram explain the operation of three transistor DRAM cell. (10 Marks)
- b. Write short notes on: i) Built in Self Test ii) Scan Design. (10 Marks)



module - 1

1 a) Derive an expression for drain current in linear and Saturation region — 8m

Ans -



Linear region / non-saturated region

$$Q = Cv = C_g v_{gs}$$

$$Q_{channel} = C_g (v_{gs} - V_t - \frac{v_{ds}}{2})$$

$$C_g = \frac{\epsilon_{ox} W L}{t_{ox}} = C_{ox} W L$$

where $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$

$$E = \frac{v_{ds}}{L} \text{ and } \tau = \frac{L}{\mu v_{ds}}$$

$$I_{ds} = \frac{Q_{channel}}{\tau} = \frac{C_g (v_{gs} - V_t - \frac{v_{ds}}{2})}{\tau} \quad \text{--- (2m)}$$

$$I_{ds} = \frac{\mu C_{ox} W}{L} (v_{gs} - V_t - \frac{v_{ds}}{2}) v_{ds} \quad \rightarrow \text{current in linear region} \quad \text{--- (2m)}$$


In Saturation region Substitute ($v_{ds} = v_{gs} - V_t$)

$$I_{ds} = \frac{\mu C_{ox} W}{L} \left[v_{gs} - V_t - \frac{(v_{gs} - V_t)}{2} \right] (v_{gs} - V_t)$$

$$= \frac{\mu \epsilon_{ox} W}{L} \frac{(v_{gs} - V_t)^2}{2} = \frac{B}{2} (v_{gs} - V_t)^2$$

Saturation current

--- (2m)




I_{ds} characteristics




1b) Draw the CMOS inverter ckt and explain its DC characteristics - 8m

Ans CMOS Inverter



$$V_{gsn} = v_{in}, V_{gsp} = -(V_{DD} - v_{in}) \quad - (1m)$$

$$V_{dsn} = v_{out}, V_{dsp} = (V_{DD} - v_{out}) \quad - (1m)$$




Explanation - (3m)


VTC - (3m)

1c) Implement a 2:1 mux using transmission gate - 4m

Ans



S	Y
0	D ₀
1	D ₁



Explanation
L -> (2m)


(2m)



2a) Explain the non-ideal IV effect of MOSFET with respect to CMOS channel length modulation and mobility degradation. — 8m

= channel length modulation

From the I-V characteristics, when V_{ds} is greater than or equal to $V_{gs} - V_{th}$, the MOSFET becomes saturated, as shown below



$$L_{eff} = L - L_D$$

$$I_{Ds} = \frac{\beta}{2} V_{GS}^2 \left(1 + \frac{V_{DS}}{V_n}\right) \quad (2m)$$

For for the given value of V_{GS} , even if V_{DS} is increased beyond $V_{GS} - V_{th}$, the drain current (I_D) remains constant

But in reality, if V_{DS} is increased beyond $V_{GS} - V_{th}$, the drain current (I_D) increases slightly, - this phenomenon

is called as "channel length modulation" (2m)

(represented by dotted line in graph)

mobility degradation

wkt

$$v = \mu E$$

v - velocity

μ - mobility

E - Electric field.




As we increase V_{gs} , there will be more number of electrons attracted towards the channel. As the channel length is less & more electrons are getting accumulated. In the channel, the mobility electrons gets degraded because of collision. This effect is called mobility degradation.

$$\mu_{eff-P} = \frac{185 \text{ cm}^2}{\text{Vs}}$$

$$\frac{1 + |V_{gs}| + |V_{ds}|}{0.388 \frac{\text{V}}{\mu\text{m}} \text{tox}}$$

$$(1 \text{ m})$$




$$\mu_{eff-N} = \frac{350 \text{ cm}^2}{\text{Vs}}$$


$$\frac{1 + \left(\frac{V_{gs} + V_t}{0.054 \frac{\text{V}}{\mu\text{m}} \text{tox}} \right)^{1.55}}{(1 \text{ m})}$$

Q b] Explain the operation of nmos transistor with I-V characteristics - (8m)

= consider the nmos with p-substrate



Case 1] cutoff region $V_{gs} < V_t$




$$I_{ds} = 0$$

Explanation




(3 m)


case ii) $v_{gs} > V_t$ and $v_{ds} = 0$




case iii) $v_{gs} > V_t$ and $v_{ds} > v_{gs} - V_t$



case iv) $v_{gs} > V_t$ and $v_{ds} > v_{gs} - V_t$



Channel pinches off
 I_{ds} independent of v_{ds}



J-V characteristics of n-channel MOSFET


Qc) Sketch a Static CMOS computing $y = (A+B+C)D$

(4m)

P.T.O



= 2c]



module-2

3 a) explain CMOS n-well process with necessary diagram $L(1\mu m)$

following steps -

- n-well formation (n-well mask)
- gate formation (polysilicon mask)
- n^+ diffusion regions (n^+ diffusion mask)
- Definition of p^+ regions (p^+ diffusion mask)
- Contact cut definition (Contact mask)
- metallization (metal mask) — $0.6 \times 0.2 \mu m$ each



3b] mention different types of MOSFET capacitance with necessary diagram and equations also MOSFET capacitance in cutoff region and saturation region - (8m)





Diagram - (4m)

exploration of oxide related capacitance with C_{gb} , C_{gs} & C_{gd} , C_{gr} equation L (2m)

exploration of junction capacitance with five junction capacitance indications L (2m)

4 a] Define Scaling, explain constant field Scaling and constant voltage Scaling and why constant voltage Scaling is usually preferred than over full scaling (7m)



$$L_{ox} = \frac{t_{ox}}{S}$$

$$N_D' = N_D \cdot S$$

Definition of scaling and diagram (2m)



Constant field Scaling

Current

$$I_D' = \frac{kn'}{2} \left[2(V_{GS}' - V_{TS}') V_{DS}' - V_{DS}'^2 \right]$$

$$= \frac{Skn}{2} \cdot \frac{1}{S^2} \left[2(V_{GS} - V_T) (V_{DS} - V_{DS}^2) \right]$$

$$I_D'(in) = \frac{kn}{S \cdot 2} \left[2 \cdot (V_{GS} - V_T) (V_{DS} - V_{DS}^2) \right] = \boxed{\frac{I_D (in)}{S}}$$

Power! - $P = I_D \cdot V_{DS}$

$$P' = I_D' V_{DS}' = \frac{I_D}{S} \cdot \frac{V_{DS}}{S}$$

$$\boxed{P' = \frac{P}{S^2}}$$

Current density = $\frac{I_D}{A_{rec}} = \frac{I_D'}{A_{rec}'} = \frac{I_D}{\frac{S}{S} \cdot \frac{L}{S}} = \frac{I_D \times S}{A_{rec}}$

$$\boxed{J' = JS}$$

Power density = $\frac{P'}{A_{rec}} = \frac{P}{\frac{S^2}{A_{rec}}} = \boxed{\frac{P}{A_{rec}}} \rightarrow (2m)$

Constant voltage Scaling

Current = $I_D'(in) = \frac{kn'}{2} \left[2(V_{GS}' - V_{TS}') \cdot V_{DS}' - V_{DS}'^2 \right]$

$$I_D' = \frac{S \cdot kn}{2} \left[2(V_{GS} - V_T) \cdot V_{DS} - V_{DS}^2 \right] = \boxed{S I_D (in)}$$


Current density = $\frac{I_D'}{A_{rec}} = \frac{S \cdot I_D}{\frac{A_{rec}}{S^2}} = \boxed{\frac{S^3 I_D}{A_{rec}}}$

Power density = $\frac{P'}{A_{rec}} = \frac{I_D' V_{DS}'}{A_{rec}'} = \frac{S \cdot I_D \cdot V_{DS}}{\frac{A_{rec}}{S^2}} = \boxed{\frac{S^3 P}{A_{rec}}} \rightarrow (3m)$




4b]


6 m



nmos enhancement






Pmos enhancement



nmos depletion

6λ x 6λ implant

-(2 m)







implant for an nmos depletion mode transistor to extend 2λ minimum beyond channel in all directions

minimum separation from implant to another transistor

-(2 m)

minimum width and minimum separation

minimum width and minimum separation




-(2 m)




uc)

$$y = \overline{ABC}$$




Euler graph

(7 m)



(3 m)



(3 m)



$$\begin{aligned} \text{Area} &= \text{Height} = (4+1) * 8 \lambda = 5 * 8 \lambda = 40 \lambda \\ \text{width} &= 4 * 8 \lambda = 32 \lambda \end{aligned}$$

6] a) pseudo nmos



(6m)

A modified version of cmos technology is known as pseudo nmos, in which pmos is used as load instead of depletion mosfet


$$y = \overline{A(B+C)+DE}$$

(3m)

general form



general cmos



(3m)


$$\frac{B_{driven}}{B_{low}} > 1 \quad z = a + b + c$$

$$\frac{B_{driven}}{B_{low}} < 1 \quad z = \overline{abc}$$

Explanation

6b)

6m



(1m)

RC product in 65nm process is

$$\begin{aligned} R \times C & \\ = 10k \times 0.1pF & \\ = 1ps & \end{aligned} \quad (1m)$$

Fan out is equal to 4

$$\therefore \text{delay is } (3 + 3h)RC \quad (2m)$$

$$= (3 + 3 \times 4) \times 1ps$$



$$= 15ps \quad (2m)$$



6c]

Explanation of linear delay model with the equation $\tau = f + p$ — (2m)

Logic effort computation





Logic effort $g = \frac{6}{3}$
3 i/p NAND — (2m)

Cin 7
Logic effort
3 i/p NOR = $g = \frac{7}{3}$
— (2m)





7a)

Symbol





-(1m)

Synchronous reset — definition } - 1m
 A Synchronous reset — definition }



-(1m)

explanation
-(1m)



-(1m)

explanation
-(1m)



(6m)



7b)

Dynamic logic implementation

offers lower power consumption than
Static logic implementation (1m)

example for Dynamic logic ckt

Dynamic D.latch ckt.



explanation (2m)



7c)

$$V_{out(max)} = V_{DD} - V_{tn}$$

(8m)

Case 1] $V_{in} = 2.9, V_o = 3.3 - 0.55 = 2.75V$

Case 2] $V_{in} = 3, V_o = 3.3 - 0.55 = 2.75V$

Case 3] $V_{in} = 1.4, V_o = V_{in} = 1.4V$


Case 4] $V_{in} = 3.1, V_o = V_{DD} - V_{tn} = 2.75V$

} 2m each


PTO

8a] Pulsed latches

(6m)
— 2m





A pulsed latch can be built from a conventional cross transparent latch driven by a brief clk pulse





8.b]

8m



(4m)

$V_{out} = 2.1V$



(4m)


$V_{out} = 1.4V$



(6m)

8c] let us consider a dynamic CMOS logic gate which implement the function

$$f = \overline{A_1 A_2 A_3 + B_1 B_2}$$



(3m)

explanation — (3m)



module - 5


10m

9a) SRAM memory cells are designed to permit the modification of data bits to be stored in array as well as retrieved on demand


Depending on the preserved state of the two inverter latch circuit, the data being held in the memory cell will be integrated either as logic 0 or 1 — 2m

usually two nmos pass transistors are implemented to connect the 1-bit SRAM cell to

the complementary lines (BL, \overline{BL})




1-bit SRAM cell



1T1C1R SRAM cell

3m

a) Symbolic representation



full cross SRAM cell

Explanation of all three fig — 3m




9b)


Fault models

- In order to determine good and bad parts in a chip, it is necessary to propose a fault model. This model will help to know where and how fault occurs, what is their impact on ckt. The most popular model is called the Stuck-At model. The short ckt / open ckt. is another model can be a close fit to reality but this is difficult to implement

Stuck-At Faults - explanation (5m)





Short-ckt & open ckt fault:- explanation



10] a)

(10m)

3T DRAM cell



Stack diagram of 3T-DRAM

Explanation - (5m)



10] b] 1] Built in self Test

(10m)

The Structure of BIST

(10m)







Fig 1] Linear feed Back Shift Register [LFSR]



2] Complete feedback Shift Register [CFSR]

Explanation + Diagram (5m)

2] Scan Design



Explanation + Diagram (5m)

