

CBCS SCHEME

USN

BCS302


Third Semester B.E./B.Tech. Degree Examination, Dec.2024/Jan.2025

Digital Design and Computer Organization

Time: 3 hrs.

Max. Marks: 100

*Note: 1. Answer any FIVE full questions, choosing ONE full question from each module.
2. M : Marks , L: Bloom's level , C: Course outcomes.*

| Module - 1 | | | M | L | C |
|---|----|--|----|----|-----|
| Q.1 | a. | Determine the complement of the following function: (i) $F = xy' + x'y$ (ii) $F = x'yz' + x'y'z$ | 06 | L3 | CO1 |
| | b. | Describe map method for three variables. | 04 | L2 | CO1 |
| | c. | Apply K map technique to simplify the following function: (i) $F(x, y, z) = \Sigma(0, 2, 4, 5, 6)$ (ii) $F(x, y, z) = x'y + yz' + y'z'$ | 10 | L3 | CO1 |
| OR | | | | | |
| Q.2 | a. | Apply K map technique to simplify the function: $F(w, x, y, z) = \Sigma(1, 3, 7, 11, 15)$ and $d(w, x, y, z) = \Sigma(0, 2, 5)$ | 06 | L3 | CO1 |
| | b. | Determine all the prime implicants for the Boolean function F and also determine which are essential $F(w, x, y, z) = \Sigma(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$ | 10 | L3 | CO1 |
| | c. | Develop a verilog gate-level description of the circuit shown in Fig.Q2(c). | 04 | L3 | CO1 |
|  Fig.Q2(c) | | | | | |
| Module - 2 | | | M | L | C |
| Q.3 | a. | Explain the combinational circuit design procedure with code conversion example. | 10 | L2 | CO2 |
| | b. | Design a full adder circuit. Also develop data flow verilog model for full adder. | 10 | L3 | CO2 |
| OR | | | | | |
| Q.4 | a. | Describe 4×1 MUX with block diagram and truth table. Also develop a behavioral model verilog code for 4×1 MUX. | 10 | L2 | CO2 |
| | b. | What are storage elements? Explain the working of SR and D latch along with logic diagram and function table. | 10 | L2 | CO2 |
| Module - 3 | | | M | L | C |
| Q.5 | a. | Explain the basic operational concepts between the processor and memory. | 10 | L2 | CO3 |
| | b. | Describe the following: (i) Processor clock (ii) Basic performance equation (iii) Clock rate (iv) SPEC rating | 10 | L2 | CO3 |
| OR | | | | | |
| Q.6 | a. | Define addressing mode. Explain any four types of addressing mode with example. | 10 | L2 | CO3 |

| | | | | |
|--|--|----|----|-----|
| | b. Mention four types of operations to be performed by instructions in a computer. Explain the basic types of instruction formats to carry out. $C \leftarrow [A] + [B]$ | 10 | L2 | CO3 |
|--|--|----|----|-----|

Module - 4

| | | | | |
|------------|--|----|----|-----|
| Q.7 | a. With a neat diagram, explain the concept of accessing I/O devices. | 10 | L2 | CO4 |
| | b. What is bus arbitration? Explain centralized and distributed arbitration method with a neat diagram. | 10 | L2 | CO4 |

OR

| | | | | |
|------------|---|----|----|-----|
| Q.8 | a. With neat sketches, explain various methods for handling multiple interrupts requests raised by multiple devices. | 10 | L2 | CO4 |
| | b. What is cache memory? Explain any two mapping function of cache memory. | 10 | L2 | CO4 |

Module - 5

| | | | | |
|------------|---|----|----|-----|
| Q.9 | a. Draw the single bus architecture and write the control sequence for execution of instruction ADD(R ₃), R ₁ . | 10 | L3 | CO5 |
| | b. With suitable diagram, explain the concept of register transfer and fetching of word from memory. | 10 | L2 | CO5 |

OR

| | | | | |
|-------------|--|----|----|-----|
| Q.10 | a. With a neat diagram, explain the flow of 4-stage pipeline operation. | 10 | L3 | CO5 |
| | b. Explain the role of cache memory and pipeline performance. | 10 | L2 | CO5 |

Computer Science & Engineering
 KLS Vishwanathrao Deshpande
 Institute of Technology, Haliyal

KLS VDIT HALIYAL

Department of Computer Science and Engineering

Sem : 3

Subject : Digital Design and Computer Organization

Subject Code : BCS302

Subject Teacher : Prof. Shree Gowri SS - Shri

Prof. Nirmala Ganiger - Bangur

Academic Year : 2024 - 25

V
HOD

Dr. Venkatesh Shankar
HOD

Computer Science & Engineering,
KLS Vishwanathrao Deshpande
Institute of Technology, Haliyal

Q1 i) $F = x\bar{y} + \bar{x}y$ ii) $F = \bar{x}y\bar{z} + \bar{x}\bar{y}z$

1a

i) $F = x\bar{y} + \bar{x}y$

The dual of F is $(x + \bar{y})(\bar{x} + y)$

complement each literal $(\bar{x} + y)(x + \bar{y})$

or $F = \overline{x\bar{y} + \bar{x}y}$

$$= \overline{x\bar{y}} + \overline{\bar{x}y}$$

$$= (\bar{x} + \bar{y})(\bar{\bar{x}} + \bar{y})$$

$$= (\bar{x} + y)(x + \bar{y})$$

ii) $F = \bar{x}y\bar{z} + \bar{x}\bar{y}z$

The dual of F is $(\bar{x} + y + \bar{z})(\bar{x} + \bar{y} + z)$

complement of each literal $(x + \bar{y} + z)(x + y + \bar{z})$

or $F = \overline{\bar{x}y\bar{z} + \bar{x}\bar{y}z}$

$$= \overline{\bar{x}y\bar{z}} + \overline{\bar{x}\bar{y}z}$$

$$= (x + \bar{y} + z)(x + y + \bar{z})$$

- 1b) three variable K-map: There are eight minterms for three binary variable
 \therefore The map consists of 8 square
 The minterms are arranged not in binary

binary sequence similar to the gray code.
 \Rightarrow characteristic of this only one bit change in value from one adjacent column to next

| $x^{\frac{n}{4^2}}$ | \bar{y}^2 | \bar{y}^2 | y^2 | \bar{y}^2 |
|---------------------|-------------|-------------|-------|-------------|
| \bar{x} | m_0 | m_1 | m_3 | m_2 |
| x | m_4 | m_5 | m_7 | m_6 |

Cell 0 is adjacent to 1, 4, 2
 Cell 2 is adjacent to 3, 6, 0
 Cell 4 is adjacent to 0, 5, 6
 Cell 6 is adjacent to 2, 7, 4

The cell numbers have been arranged that physically adjacent cells are also logically adjacent

| $x^{\frac{n}{4^2}}$ | 00 | 01 | 11 | 10 |
|---------------------|----|----|----|----|
| 0 | 0 | 1 | 3 | 2 |
| 1 | 4 | 5 | 7 | 6 |

10) i) $F(x, 4, 2) = \sum(0, 2, 4, 5, 6)$

| $x^{\frac{n}{4^2}}$ | 00 | 01 | 11 | 10 |
|---------------------|----|----|----|----|
| 0 | 0 | 1 | 3 | 2 |
| 1 | 4 | 5 | 7 | 6 |

$$F = \bar{z} + z\bar{y}$$

ii) $F(x, 4, 2) = \bar{x}y + y\bar{z} + \bar{y}\bar{z}$

| $x^{\frac{n}{4^2}}$ | \bar{y}^2 | \bar{y}^2 | y^2 | \bar{y}^2 |
|---------------------|-------------|-------------|-------|-------------|
| \bar{x} | 0 | 1 | 2 | 3 |
| x | 4 | 5 | 7 | 6 |

2a) $wx \mid 42$

| | | 00 | 01 | 11 | 10 |
|----|----|-----|------|----|----|
| | | 0 | 1 | 3 | 2 |
| 00 | X | 1 | 1 | X | |
| 01 | 4 | 5 X | 7 1 | 6 | |
| 11 | 12 | 13 | 15 1 | 14 | |
| 10 | 8 | 9 | 11 1 | 10 | |

or

| | | 00 | 01 | 11 | 10 |
|----|----|-----|------|----|----|
| | | 0 | 1 | 2 | 3 |
| 00 | X | 1 | 1 | X | |
| 01 | u | 5 X | 6 1 | 7 | |
| 11 | 12 | 13 | 15 1 | 14 | |
| 10 | 8 | 9 | 10 1 | 11 | |

$$F = 42 + \overline{w}\overline{x}$$

$$F = 42 + \overline{w}2$$

2b)

| | | 00 | 01 | 11 | 10 |
|----|----|----|------|----|----|
| | | 0 | 1 | 2 | 3 |
| 00 | 1 | | | | |
| 01 | 1 | 1 | 1 | 1 | |
| 11 | 12 | 13 | 15 1 | 14 | |
| 10 | 1 | 9 | 11 | 10 | |

prime implicant
 $\overline{x}\overline{z}$, $\overline{w}x$, $\overline{w}\overline{y}\overline{z}$,
 $\overline{w}y\overline{z}$, xz

Essential prime
 implicant - xz , $\overline{x}\overline{z}$

2c) Module and-or-gate C

```

    input A, B, C;
    output D, E);
};

wire w1;
and G1 (w1, A, B);
not G2 (E, C);
or G3 (D, w1, E);
end module.
    
```

3a The design of combination circuit starts from specification of the design objective and culminate in logic circuit diagram.

Code conversion example

The availability of large variety of codes for some discrete element of information result in use of different code by different digital system.

Thus, code converter is circuit that makes two system compatible even though each uses a different binary code.

Example: BCD to excess 3 code converter.

| Input BCD | | | | Output Excess-3 code | | | |
|-----------|---|---|---|----------------------|---|---|---|
| A | B | C | D | w | x | y | z |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

| wx | | 00 | 01 | 11 | 10 |
|----|------|------|------|------|----|
| w | x | 0 | 1 | 3 | 2 |
| 00 | 1 | | | 1 | |
| 01 | 1 | 5 | 7 | 6 | 1 |
| 11 | 12 X | 13 X | 15 X | 14 X | |
| 10 | 8 | 9 | 11 X | 10 | X |

$$Z = \overline{D}$$

| wx | | 00 | 01 | 11 | 10 |
|----|---|----|----|----|----|
| w | x | 1 | | 1 | |
| 00 | 1 | | | 1 | |
| 01 | 1 | | 1 | | |
| 11 | X | X | X | X | X |
| 10 | 1 | | X | X | X |


$$Y = CD + \overline{C}\overline{D}$$

| AB | | CD | 00 | 01 | 11 | 10 |
|----|------|------|------|------|----|----|
| A | B | 0 | 1 | 3 | 2 | 1 |
| 00 | 1 | | | 1 | | |
| 01 | 1 | 5 | 7 | 6 | | |
| 11 | 12 X | 13 X | 15 X | 14 X | | |
| 10 | 8 | 9 | 11 X | 10 | X | |


$$x = \overline{B}C + \overline{B}D + B\overline{C}\overline{D}$$

| wx | | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| w | x | 0 | 1 | 3 | 2 |
| 00 | 1 | | | 1 | |
| 01 | 1 | 5 | 7 | 6 | 1 |
| 11 | 12 | 13 | 15 | 14 | |
| 10 | X | X | X | X | |

$$w = A + BC + BD$$



3b) Full Adder



$$\text{Sum} = a \oplus b \oplus \text{Cin}$$

$$\text{Cont} = (a \oplus b) \text{Cin} + ab = ab + bc + ca.$$

Module fadd (sum, cout, a, b, cin)

input a, b, cin

output sum, cout;

assign sum = a ^ b ^ c;

assign cout = (a & b) || (b & cin) || (cin & a);


endmodule

4a) Multiplexer is a combinational circuit that select binary information from one of many inputs lines and directs it to a single output line

* A selection of a particular input lines whose bit combination determine which input is selected.

2^n input n selector 1 output

It has 4 input and single output
 \Rightarrow The output is selected based on one of 2 inputs which is based on selection inputs.



```

Module mul_4_to_1(I0,I1,I2,I3,S0,S1,Y)
input wire I0,I1,I2,I3;
input wire S0,S1;
output regout;
always @ (I0,I2,I3,I4,S0,S1)
begin
  case (S0|S1)
    2'b00 : out = I0;
    2'b01 : out = I1;
    2'b10 : out = I2;
    2'b11 : out = I3;
  endcase
endmodule;

```

4b) Storage elements are devices capable of storing binary information. Binary information stored in these elements at any given time defines the state of sequential circuit at that time.



SR Latch: SR-Latch has two inputs S(Set) and R(Reset). It has two output Q & \bar{Q} . SR Latch constructed with two cross coupled NOR gate or NAND gate.

* Latch has two state.

when output $Q=1$ and $\bar{Q}=0$ the latch is said to be in set state.

* when $Q=0$ & $\bar{Q}=1$ it is in Reset ~~also~~ state.

SR Latch with NOR gate.



| S | R | Q | \bar{Q} |
|---|---|---|-----------|
| 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |

(after $S=1, R=0$)


(after $S=0, R=1$)

forbidden


D latch: D latch can store a bit value 1 or 0 when its enable pin high, the value on the D pin will be stored on the Q output.

* The D latch is logic circuit most frequently used for storing data in digital system.

* It is based on S-R latch, but it doesn't have an 'undefined' or 'invalid' state problem.



| E | D | Q |
|---|---|---------------|
| 0 | x | No change |
| 1 | 0 | $Q = 0$ Reset |
| 1 | 1 | $Q = 1$ Set |



5a Basic operational Concept

⇒ Instruction are accessed from memory to the processor one by one and executed.

Steps for instruction execution.

* Fetch instruction from memory into IR.

* Decode instruction


* Access memory operand

* Access Register operand

* Perform operation according to operation code

* Store result in destination memory location

Connection Between memory and processor



IR : Instruction Register which holds instruction to be executed , it notices control unit, which generate timing signal the control various operations in execution of instruction

PC: program counter : It is special purpose of registers used to hold the address of next instruction to be executed.

=> The content of PC are incremented by 1 or 2 or 4 during execution of current instruction.

General purpose Registers : Registers is group of flip flop, it is storage element.

=> It is used store data temporarily during execution of program.

=> It can used as pointer to memory.

MAR : Memory address Register which holds address of location to be accessed.

=> It establishes connection between memory and processor.

=> It stores address of memory location.

MDR : Memory data Register.

which contain data to be read or written to address location.

=> It establishes connection between memory and processor.

=> It stores content of memory location (data) written or read from memory.

control unit : It control data transfer operation between memory and processor.

It control data transfer between I/O & processor

ALU: Arithmetic logic unit: It perform arithmetic logical operation on given data.

steps for Reading instruction


[PC] → MAR → memory → MDR → ER

CP (Read signal).

- 5b) i) processor clock: processor circuit are controlled by timing signal called clock.
⇒ clock cycle are regular time interval.
⇒ processor divide action to be performed into sequence of steps.
⇒ each step is completed in one clock cycle.

P → length of one clock cycle

$$R \rightarrow \text{clock rate } R = \frac{1}{P}$$



Measured cycles per second or Hertz (Hz)

500 million cps is 500 Hz.

1250 million cps is 1.25 GHz.

$$P = \frac{1}{R} = \frac{1}{500000000} = 2 \text{ nanoseconds.}$$

$$P = \frac{1}{1.25 \times 10^9} = 0.8 \text{ ns.}$$

ii) Basic Performance Equation

Let T be processor time required to execute a program that has been prepared in some high level - language.

\Rightarrow Compiler generate machine language object program , Let assume

\Rightarrow Complete execution of program require of N machine language instructions

\Rightarrow n is actual no. of inst \underline{m} execution

\Rightarrow S is average number of basic steps needed to execute one machine instruction.

\Rightarrow Each basic step is completed in one clock cycle .

\Rightarrow R is clock rate .

$$\text{Execution time is } T = \frac{n \times S}{R}$$

high performance \Rightarrow reduced value of T

\Rightarrow Reducing n & S , increasing R .

iii) Clock Rate :

possibility of increasing Clock Rate R .

* Improving IC technology makes logic circuit faster : this reduce P & Hence increase R , this reduce time needed to complete basic step .

* Reducing amount of processing done in one basic step .

④ SPEC Rate: Computer community adopted the idea of measuring computer performance using benchmark program.

⇒ Benchmark program is tool or script designed to measure the performance of specific component of system.

⇒ Standard program must be used.

⇒ Performance measure is time taken to execute given benchmark.

⇒ A not profit organisation called system performance evaluation corporation (SPEC) select & publish appn program for different application domain.

$$\text{SPEC Rating} = \frac{\text{Running time on reference computer}}{\text{Running time on the computer under test}}$$

SPEC Rating so means computer under test so time faster on particular Benchmark.

$$\text{SPEC Rating} = \left(\prod_{i=1}^n \text{SPEC} \right)^{1/n}$$

n is number of program unit.

6a) Addressing mode is rule for specifying how to interpret or modify an instruction address field before accessing the operand.

i) Type of Addressing mode.

i) Register Mode: The operand is the content of a processor register. Register name specifies the address of registers.

Eg: MOVE R₁, R₀

Content of R₁ register moved to register R₀

ii) Absolute Mode: The operand is in memory location. The address of this location is specified in the instruction. Also called direct mode.

Eg: MOVE LOC, R₂

The content of memory location LOC is moved to register R₂

iii) Immediate Mode: The operand is given explicitly in the instruction value of source operand is specified.

Eg: MOVE #200, R₃

The direct value is moved to the register R₃, any one of operand is value in immediate mode.

iv) Indirect Mode: effective address of operand is the content of registers or memory location whose address appear in instruction

\Rightarrow Indirection is denoted by parenthesis around the name of register or memory location.

Eg: ADD (R₁), R₀

Indirection addressing mode through GPR.

Add content of memory location pointed by R₁ to the content of R₀ and place the result in R₀.

6b. Mention any four types of operations to be performed by instructions in a computer.

Explain the basic types of instruction format to carry out \rightarrow 10 marks.

Ans:- Four types of operations are Addition,
~~for three address instruction~~
Subtraction, multiplication, Division

Basic types of instruction format are :-

$$C = A + B$$

1) Add A, B, C \rightarrow Three address instruction

2) Add A, B ; $B \leftarrow [A] + [B]$

Move B, C ; $C \leftarrow [B]$

\rightarrow Two address instruction


8) Store $C = A + B$ using one address instruction

load A ; $Acc \leftarrow A$
 Add B ; $Acc \leftarrow Acc + B$
 Store C ; $C \leftarrow Acc$

Module - 4

1a. with a neat diagram, explain the concept of accessing I/O devices → 10 Marks.


Sol:-



I/O devices can be connected to computer using single bus structure. Bus enables all devices connected to exchange information. There are 3-types of bus
 1) Address Bus 2) Data Bus 3) control Bus.

Each I/O device is assigned with unique set of addresses. When processor place the address on address bus, the device that recognize this address responds to command issued on the control bus. Normally Processor requests for read/write operation & the requested information is transferred on the data bus.

Hardware required to connect I/O device to bus



Address Decoder :- Address decoder enables the I/O device to recognize its address when this address appears on the address line.

Data & Status Register :- Data register holds the data being transferred to or from the processor. Status register contains relevant information to indicate the operation of the I/O device.

Control circuitry :- required to co-ordinate the I/O devices.

Q6. What is bus arbitration? Explain centralized and distributed arbitration method with a neat diagram → 10 Marks

Sol:- The one device that initiates the data transfer on the bus at any given time is called bus master.

Bus Arbitration: It is the process by which the next device going to become bus master and Bus mastership is transferred to it.

There are two approaches for bus Arbitration
1) Centralized Arbitration

2) Distributed Arbitration.

1) Centralized Arbitration:- The Bus arbiter may be the processor or separate unit connected to the bus




fig: Simple Arrangement for bus arbitration using a daisy chain.

In centralized bus arbitration, processor may be the bus arbiter & it makes the decision who is going to become the bus master

DMA controller indicates that it needs to become bus master by activating Bus-request line BR.

The signal on the Bus-request line is logical OR of the bus requests from all the devices connected to it. When Bus request is activated, the processor activates the Bus grant signal BG^I, indicating to DMA controllers that they may use the bus when it becomes free.

Distributed Arbitration :- Distributed Arbitration means all devices waiting use the bus have equal responsibility in carrying out the arbitration process, without using central arbitrator. The bus is assigned a 4-bit identification number. When one or more devices request the bus they assert the start arbitration signal & place their 4-bit ID number on four open collector line $\overline{ARB0}$ through $\overline{ARB3}$.




Fig: Distributed Arbitration Scheme. (20)

OR


8 a. with neat sketches, explain various methods for handling multiple interrupt requests raised by multiple devices — 10 Marks

Sol:- The various methods for handling multiple interrupt request raised by multiple devices are:-

1) Vectored interrupt :- Vectored-interrupt is code supplied by the I/O device may represent the starting address of ISR and its length is 4 to 8-bits or it may be the address of memory where the address of ISR is located.

This arrangement implies the address of ISR for given device may always locate at same location. The starting address of ISR is in a memory address & it is called as interrupt vector and the processor reads this address & loads it into the PC. Interrupt vector code is sent to the processor through the data bus.

2) Multiple level priority organization



Priority Arbitration circuit

fig: Implementation of interrupt priority

Multiple priority scheme can be implemented using separate interrupt request and interrupt-acknowledge lines for each device. Each of the interrupt request lines is assigned a different priority level. Interrupt requests received on these lines are sent to the priority arbitration circuit in the processor.

A request is accepted only if it has a higher priority than that currently assigned to the processor.

Q6. What is cache memory? Explain any two mapping function of cache memory — 10 Marks.

Sol:- Cache memory is an efficient solution which essentially makes the main memory appear to processor to be faster than it really is.

Mapping function is to map main memory to cache memory. There are 3-types of mapping function.



1) Direct Mapping

2) Associative Mapping.

3) Set - Associative mapping

1) Direct Mapping :- Let us consider, cache can contain 128 blocks where each block is of 16 words. $\therefore 128 \times 16 = 2048$ words.

Main memory is addressable by 16-bit address
 $\therefore 2^{16} = 64K$ words



Main memory address




fig : Direct mapped cache

Direct-mapping is Simplest-mapping technique

In this mapping modulo operation takes place. The size cache memory in terms of Block is 128

\therefore The block that needs to be placed in cache memory is block number modulo 128

for ex:- block 0, 128, 256, ... of main memory

operation block 0 modulo 128

 block 128 modulo 128

 block 256 modulo 128 & so on

The main memory address is divided into three fields tag, block & word.

Word field is of 4-bits $2^4 = 16$ \therefore 1-block contains 16 words, this selects one of the word in the 16-word

Block field is of T-bit :- T-bit is a block's field which determines the position of block in cache memory.

Associative mapping





fig : Associative - Mapped cache

Associative mapping method is more flexible method, in which main memory block can be placed into any cache block position.

Main memory address contains only two elements one is tag & other is word. The tag is of 12-bits. The 12 tag bits are used to identify the main memory in the cache memory. When processor sends the address then MSB 12-bits are used to search the presence of that address in cache memory i.e. it searches all the tags of cache memory. This is called as Associative Mapping techniques.

99. Draw the single bus architecture and write the control sequence for execution of instruction
 ADD [R3], R1

— Mask 10

Sol:-




fig: Single Bus- Organization of data path
 Inside a processor


Add (P₃), R,

Steps

1. PC out, MARin, Read, Select A, Add, Zin
 2. Zout, PCin, Yin, MIFC
 3. MDR out, IRin
 4. P3 out, MARin, Read
 5. Dout, Yin, MIFC
 6. MDRout, Select Y, Add, Zin
 7. Zout, Rin, End
- Q6. with suitable diagram, explain the concept of register transfer and fetching of word from memory —10 marks

Sol:- Each register uses "two control signals" in order to place the contents of register on the bus or to load the data on bus to register.

Consider a register R_i where the input & output of register R_i are connected to the bus via switches controlled by the two control signals called R_iin and R_iout respectively.



When R_iin = 1, the data on the data bus are loaded into R_i & when R_iout = 1 the content of the register are placed on the bus.

When the control signal R_iin and R_iout = 0 then data cannot be transferred b/w the processor bus & registers.

OR

10 a. with neat diagram, explain the flow of 4-stage pipeline operation — Marks 10

Sol :- Instruction is divided into 4-steps as follows

1) F - Fetch : read instruction from memory

2) D Decode : Decode the instruction reads the source operand


3) E Execute : Perform the specified operation by the instruction

4) W Write : Store the result to the specified destination location.


Clock cycle 1 2 3 4 5 6 7

Instruction


I₁



I₂



I₃



I₄





fig : Instruction divided into 4 steps.



(27)

Interstage Buffer

fig : Hardware organization

fetching a word from memory

To fetch a word of information from memory one processor has to specify the address of the memory location where this information is stored & require a Read operation.

The processor transfers the required address to MAR, whose output is connected to the address device of the memory bus. At the same time, the processor uses the control lines of the memory bus to indicate that a Read operation is needed, when the requested data are received from the memory they are stored in register MDR, from where they can be transferred to other registers in the processor.

The connections for register MDR is as illustrated below




fig: connection and control signals for register MDR

During memory read and write operations, the timing of internal processor operations must be co-ordinated with the response of the addressed device on the memory bus. The processor completes one internal data transfer in one clock cycle.

In 4-stage pipeline, all the 4-units are capable of performing their tasks simultaneously without interfering one another. Information is passed from one stage to another stage through immediate buffer.

Example, consider the things that happens at 4th clock cycle period

1. Instruction I_4 is fetched, while instruction I_3 which is fetched during clock cycle 3 is stored in buffer B_1 i.e. B_1 contains I_3 & it is decoded by decode unit in clock cycle 4
 2. B_2 contains I_2 and that will be executed by execution unit during clock cycle 4. It also contains source operand & also information need to store the result after execution.
 3. The executed result of I_1 instruction is stored in B_3 i.e. result of I_1 will be stored in destination location in clock cycle 4.
- 10 b. Explain the role of cache memory and pipeline performance — Marks 10

Sol: — Role of cache memory: Each stage in pipeline is expected to complete the operation in one clock cycle.

Hence the clock period should be sufficiently large to complete the task.

Pipelining is effective in improving the performance

In case of instruction fetch, it is about to access the main memory, it requires more time to access the instruction therefore clock cycle time period should be equal or greater than a complete fetch operation.

Thus everytime of instruction needs to be fetched from the main memory then pipeling concept does not or it adds little value.

Therefore cache memory solves the main memory access problem, Access time of cache memory is same as time taken by other units/stages of pipeline.

Pipeline Performance :- There might be variety of reasons, where one of the pipeline stage may not be able to complete its processing tasks for a given instruction in allotted time.

The pipeline operation may be stalled for number of clock cycles & it is called as Pipeline Stalling. Pipeline stalling is delay generation in processing the instruction. Any condition that causes the pipeline to stall is hazard.

There are three types of hazard that cause the pipeline to get stalled.

They are

- 1) Data Hazard
- 2) Instruction or Control Hazard
- 3) Structural Hazard

Banigh

Sri:-