

CBCS SCHEME

USN

--	--	--	--	--	--	--	--	--	--

BCS402

Fourth Semester B.E./B.Tech. Degree Examination, June/July 2025 Microcontrollers

Time: 3 hrs.

Max. Marks: 100

*Note: 1. Answer any FIVE full questions, choosing ONE full question from each module.
2. M : Marks , L: Bloom's level , C: Course outcomes.*

Module - 1					
Q.1	a.	Explain the major design rules to implement the RISC design philosophy.	08	L2	CO1
	b.	Differentiate between RISC and CISC processors.	04	L2	CO1
	c.	Explain ARM core data flow model, with neat diagram.	08	L2	CO1
OR					
Q.2	a.	With the help of bit layout diagram, explain Current Program Status Register (CPSR) of ARM.	08	L2	CO1
	b.	With an example, explain the pipeline in ARM.	05	L2	CO1
	c.	Discuss the following with diagrams: (i) Von-Neuman architecture with cache (ii) Harvard architecture with TCM	07	L2	CO1
Module - 2					
Q.3	a.	Explain the different data processing instructions in ARM.	08	L2	CO2
	b.	Explain the different branch instructions of ARM.	04	L2	CO2
	c.	Explain the following ARM instructions: (i) MOV r ₁ , r ₂ (ii) ADDS r ₁ , r ₂ , r ₄ (iii) BIC r ₃ , r ₂ , r ₅ (iv) CMP r ₃ , r ₄ (v) UMLAL r ₁ , r ₂ , r ₃ , r ₄	08	L2	CO2
OR					
Q.4	a.	Explain the different load store instructions in ARM.	08	L2	CO2
	b.	With an example, explain full descending stack operations.	07	L2	CO2
	c.	Develop an ALP to find the sum of first 10 integer numbers.	05	L3	CO2
Module - 3					
Q.5	a.	List out basic C data types used in ARM. Develop a C program to obtain checksums of a data packet containing 64 words and write the compiler output for the above function.	08	L2	CO3
	b.	Explain the C looping structures in ARM.	08	L2	CO3
	c.	Explain pointer aliasing in ARM.	04	L2	CO2

OR

Q.6	a.	With an example, explain function calls in ARM.	08	L2	CO3
	b.	Explain register allocation in ARM.	07	L2	CO3
	c.	Write a brief note on portability issues when porting C code to ARM.	05	L2	CO3
Module – 4					
Q.7	a.	Explain the ARM processor exceptions and modes, vector table and exception priorities.	10	L2	CO4
	b.	Explain the interrupts in ARM.	10	L2	CO4
OR					
Q.8	a.	Explain the ARM firmware suite and red hat redboot.	10	L2	CO4
	b.	Explain the sandstone directory layout and sandstone code structure.	10	L2	CO4
Module – 5					
Q.9	a.	Explain the basic architecture of a cache memory and basic operation of a cache controller.	10	L2	CO5
	b.	With a neat diagram, explain a 4 KB, four way set associative cache.	10	L2	CO5
OR					
Q.10	a.	Explain the write buffers and measuring cache efficiency.	08	L2	CO5
	b.	Explain the cache policy.	12	L2	CO5

Time: 3 hrs

MICRO CONTROLLERS

Marks: 100

Module-1

Q1.a) Explain the major design rules to implement the RISC design philosophy. — 08M.

Ans: - The RISC philosophy is implemented with four major design rules.

1. Instructions - RISC processors have a reduced no. of instruction classes. These classes provide simple operations that can execute in a single cycle. The compiler or programmer synthesizes complicated operations (for example, a divide operation) by combining several simple instructions. Each instruction is having fixed length to allow the pipeline to fetch future instructions before decoding the current instruction.

*> In contrast, in CISC, instructions are often of variable size & take many cycles to execute.

2. Pipelines :- the processing of instructions is broken down into smaller units that can be executed in parallel by pipelines. Ideally the pipeline advances by one step on each cycle for maximum throughput. Instructions can be decoded in one pipeline stage.

*) There is no need for an instruction to be executed

by a mini-program called microcode as on CISC processors.

3. Registers - RISC machines have a large general-purpose register set. Any register can contain either data or an address.

Registers act as the fast local memory store for all data processing operations.

*> In contrast CISC processors have dedicated registers for specific purposes.

4. Load-Store architecture :- The processor operates on data held in registers. Separate load & store instructions transfer data betⁿ the register bank & external memory. Memory accesses are costly, so separating memory accesses from data processing provides an advantage because you can use data items held in the register bank multiple times without needing multiple memory accesses.


*> In contrast, CISC processors are more complex & operate at lower clock frequencies.

b) Differentiate between RISC & CISC processor.

<u>Ans</u>	<u>RISC</u>	<u>CISC</u>
1) Simple inst ⁿ taking single clk		1) Complex inst ⁿ taking multiple clk.
2) Reduced inst ⁿ executed by h/w		2) complex inst ⁿ , executed by processor
3) fixed inst ⁿ & few addressing mode		3) Many inst ⁿ & addressing mode.
4) Memory reference is embedded in many instⁿ LOAD/STORE		4) memory reference is embedded in LOAD/STORE many inst ⁿ .

c) Explain ARM core data flow model, with neat diagram. (8M) (2)

Ans:




A programmer can think of an ARM Core as functional units connected by data buses. The arrows represent the flow of data, the lines represent the buses and the boxes represent either an operation unit or a storage area.

- Data enters the processor Core through the Data bus. The data may be an instⁿ to execute or a data item.
- The instⁿ decoder translates instⁿ before they are executed. Each instⁿ executed belongs to a particular instⁿ set.
- The ARM processor, like all RISC processors, uses load-store architecture - means it has two instⁿ types for transferring data in & out of the processor

- *> Load i_{inst}^n copy data from memory to registers in the core
- *> Store i_{inst}^n copy data from registers to memory
- > There are no data processing i_{inst}^n that directly manipulate data in memory, thus data processing is carried out in registers.
- > Data items are placed in the register file - a storage bank made up of 32-bit registers.
- > ARM i_{inst}^n have 2 source registers, R_n & R_m & a single result or destination register, R_d . Source operands are read from the register file using the internal buses A & B respectively.
- > The ALU or MAC takes the register values R_n & R_m from A & B buses & computes a result. Data processing i_{inst}^n write the result in R_d directly to the register file.
- > Load & store i_{inst}^n uses the ALU to generate an address to be held in the address register & broadcast on the Address bus.
- > After passing through the functional units, the result R_d is written back to the register file using the result bus.
- > For load & store i_{inst}^n the incrementer updates the address register before the core reads or writes the next register value from or to the next sequential memory location.
- > The processor continues executing i_{inst}^n until an exception or interrupt changes the normal execution flow.


OR

Q.2.a) With the help of bit layout diagram, explain Current Program Status Register (CPSR) of ARM. (08M)



Flag Field	
N	Negative Result from ALU
Z	Zero result from ALU
C	ALU operation caused carry
V	ALU operation overflowed
Q	ALU operation saturated
J	Java Byte Code Execution

Control Bits	
I	1: disables IRQ
F	1: disables FIQ
T	1: Thumb, 0: ARM



The ARM core uses the CPSR to monitor & control internal operations. The CPSR is a dedicated 32-bit register & resides in the register file. The CPSR is divided into 4 fields each 8 bits wide: flags, status, extension & control. In current designs the extension & status fields are reserved for future use.

→ The control field contains the processor mode, state & interrupts mask bits

→ The flags field contains the condⁿ flags.

Processor Modes:

→ The processor mode determines which registers are active & the access rights to the CPSR register itself.

→ There are 7 processor modes in total;

*1) Six privileged modes (abort, fast interrupt request, interrupt request, supervisor, system & undefined)

*2) The processor enters abort mode when there is a failed attempt to access memory.

*3) Fast interrupt request & interrupt request modes correspond to the 2 interrupt levels available on the ARM processor.

*4) Supervisor mode is the mode that the processor is in after reset & is generally the mode that an OS kernel operates in.

*5) System mode is a special version of user mode that allows full read-write access to the CPSR.

*6) Undefined mode is used when the processor encounters an instⁿ that is undefined or not supported by the implementation.

*7) User mode is used for programs & applications

Banked Registers :- There are 37 registers in register file.

-> Of these, 20 registers are hidden from a pgm at different times.

-> They are available only when the processor is in a particular mode.

EX :- abort mode has banked registers r13_abt, r14_abt & spsr_abt

-> A banked register maps one-to-one onto a user mode register.

-> Banked registers of a particular mode are denoted by an underline character post-fixed to the mode mnemonic or _mode.

b) With an example, explain the pipeline in ARM. (05m)

Ans :- *) A pipeline is the mechanism in a RISC processor, which is used to execute instⁿ

*) Pipelines speeds up execution by fetching the next instⁿ while other instⁿ are being decoded & executed.





Fig:- ARM7 3-stage pipeline

*) Fetch loads an instⁿ from memory

a) Decode identifies the instⁿ to be executed

*) Execute processes the instⁿ & write the result back to a register.

Example :-



→ The fig shows a sequence of 3 instⁿ being fetched, decoded & executed by the processor.

*→ The three instⁿ are placed into the pipeline sequentially.

*→ In the 1st cycle, the core fetches the ADD instⁿ from memory


*→ In the 2nd cycle, the core fetches the SUB instⁿ & decodes the ADD instⁿ

*→ In the 3rd cycle, both SUB & ADD instⁿ are moved along the pipeline. The ADD instⁿ is executed, the SUB instⁿ is decoded, & the CMP instⁿ is fetched.

→ This procedure is called filling the pipeline

→ The pipeline allows the core to execute an instⁿ every cycle.

→ Then ARM9 added a memory & writeback stage



→ Then ~~ARM9~~ ARM10 increases the pipeline length still further by adding a sixth stage.



c) Discuss the following with diagrams:


(07M)

(5)

i) Von-Neuman architecture with cache

ii) Harvard architecture with TCM.

Ans: - i) Von-Neuman architecture with cache




*> The cache is a block of fast memory placed between main memory & the core. It allows for more efficient fetches from some memory types. With a cache the processor core can run for the majority of the time without having to wait for data from slow external memory.

*> Most ARM-based embedded system uses a single level cache internal to the processor.

*> ARM has two forms of cache. The first is found attached to the Von Neumann-style cores. It combines both data & instr into a single unified cache as shown in the above fig.

ii) Harvard architecture with TCM's.



- *> The second form, attached to the Harvard-Style cores, has separate caches for data and instrⁿ as shown in the above fig.
- *> A cache provides an overall increase in performance but at the expense of predictable execution. But the real-time sys^m require the code execution to be deterministic - the time taken for loading & storing instrⁿ or data must be predictable.
- *> This is achieved using a form of memory called tightly coupled memory (TCM). TCM is just SRAM located close to the core and guarantees the clock cycles req^d to fetch instrⁿ or data.
- *> TCM's appear as memory in the address map & can be accessed as fast memory.

Module - 2

(6)

Q.3. a) Explain the different data processing instructions in ARM. (08M)

Solⁿ:- The data processing instrⁿ manipulate data within registers. They are

- i) Move instruction
- ii) Arithmetic instrⁿ
- iii) Logical instrⁿ
- iv) Comparison instrⁿ
- v) Multiply instrⁿ.

I] Move instructions:-

Move is the simplest ARM instrⁿ. It copies N into a destination register R_d , where N is a register or immediate value. This instrⁿ is useful for setting initial values & transferring data betⁿ registers.

Syntax: instruction {<cond>} {S} R_d, N

- 1) MOV \rightarrow Move a 32-bit value into a register $\rightarrow R_d = N$
- 2) MVN \rightarrow move the NOT of the 32-bit value into a register $\rightarrow R_d = \sim N$

Ex:- i) Pre $r5 = 5, r7 = 8$

MOV $r7, r5$

O/P $\rightarrow r5 = 5, r7 = 5$

ii) Pre, $r5 = 5, r7 = 8$

MVN $r7, r5$; $r7 = \sim r5$

O/P $\rightarrow r5 = 5, r7 = 10$

II] Arithmetic instructions: It implements the addition and subtraction of 32-bit signed & unsigned values.

Syntax :- instruction {<cond>} {S} R_d, R_n, N

1) ADC	\rightarrow add 2, 32-bit values & carry	$\rightarrow R_d = R_n + N + \text{Carry}$
2) ADD	\rightarrow add 2, 32-bit values	$\rightarrow R_d = R_n + N$
3) RSB	\rightarrow reverse sub of 2, 32-bit values	$\rightarrow R_d = N - R_n$
4) RSC	\rightarrow reverse sub with carry of 2, 32-bit	$\rightarrow R_d = N - R_n - !(\text{Carry})$

5) SBC \rightarrow Sub with carry of 2, 32-bit $\rightarrow R_d = R_n - N - 1$ (carry flag)

6) SUB \rightarrow Sub 2, 32-bit values $\rightarrow R_d = R_n - N$.

where $N \rightarrow$ is the result of shift operation.

EX! - i) Pre $r_0 = 0x00000000$

$r_1 = 0x00000002$

$r_2 = 0x00000001$

SUB r_0, r_1, r_2 ; $r_0 = r_1 - r_2$

\therefore o/p $r_0 = 0x00000001$

ii) Pre $r_0 = 0x00000000$

$r_1 = 0x00000011$

$r_2 = 0x00000022$

ADD R_0, R_1, R_2 ; $R_0 = R_1 + R_2$

o/p $R_0 = 0x00000033$.

III] Logical Instructions :- It performs bit wise logical operations on the two source registers.

Syntax: $\langle \text{Instruction} \rangle [\langle \text{cond} \rangle] [S] R_d, R_n, N$

AND	Logical bitwise AND of 2, 32-bit values	$R_d = R_n \& N$
ORR	Logical bitwise OR of 2, 32-bit values	$R_d = R_n N$
EOR	Logical Exclusive-OR of 2, 32-bit values	$R_d = R_n \wedge N$
BIC	Logical bit clear (AND NOT)	$R_d = R_n \& \sim N$

EX! - AND R_0, R_1, R_2

Let $R_0 = 0x00000000$

$R_1 = 0x00000011$

$R_2 = 0x00000033$

$$\begin{array}{r}
 R_1 = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001\ 0001 \\
 R_2 = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0011\ 0011 \\
 \hline
 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001\ 0001
 \end{array}$$

$\therefore R_0 = 0x00000011$

iv) Comparison Instruction :- These are used to compare or test a register with a 32-bit value. They update the CPSR flag bits according to the result, but do not affect other registers. After bits have been set, the information can then be used to change program flow by using conditional execution. Here not need to apply the 'S' suffix for comparison instⁿ to update the flag. S is nothing but it updates the flags in CPSR

Syntax :- <instruction> {<cond>} Rn, N.

CMN	Compare Negatus	Flags set as Result of $R_n + N$
CMP	compare	Flags set as Result of $R_n - N$
TEQ	test for equality of 2, 32-bit	Flags set as result of $R_n \wedge N$
TST	test bits of a 32-bits	Flags set as result of $R_n \& N$

Ex :- $TEQ\ R_0, \#0x80008000$; sets Z=1, if R₀ contains 0x80008000
 Let $R_0 = 0x00000033$; R₀ is XOR with immediate data of 0x80008000

$$\begin{array}{r}
 R_0 = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0011\ 0011 \\
 data = 1000\ 0000\ 0000\ 0000\ 1000\ 0000\ 0011\ 0011 \\
 \hline
 1000\ 0000\ 0000\ 0000\ 1000\ 0000\ 0011\ 0011 \\
 \hline
 \underline{\quad} \quad \underline{\quad} \\
 \quad 8 \quad \quad 0 \quad \quad 0 \quad \quad 0 \quad \quad 8 \quad \quad 0 \quad \quad 3 \quad \quad 3
 \end{array}$$

\therefore Since result is not zero, Z=0, N=1.
 $R_0 = 0x80008033$.

VI] Multiply Instruction:- This instrn multiplies the content of a pair of registers, accumulate the result in with another register.

Syntax:- $MLA\{<conds>\}_h\{S\} R_d, R_m, R_s, R_n.$

$MUL\{<conds>\}_h\{S\} R_d, R_m, R_s.$

i) $MLA \rightarrow$ multiply & accumulate $\rightarrow R_d = (R_m * R_s) + R_n$

$\Rightarrow MUL \rightarrow$ Multiply. $\rightarrow R_d = R_m * R_s$

EX:- i) $MUL R_2, R_1, R_0 ; R_2 = R_1 * R_0$

Let $R_0 = 0x00000002$

$R_1 = 0x00000004$

$R_2 = 0x00000000$

$\therefore R_2 = R_1 * R_0$

$= (0x00000002) * (0x00000004)$

$R_2 = 0x00000008 //$

ii) $MLA R_3, R_2, R_1, R_0 ; R_3 = (R_1 * R_2) + R_0$

Let $R_0 = 0x00000002$

$R_1 = 0x00000004$

$R_2 = 0x00000002$

$R_3 = 0x00000000$

$\therefore R_3 = [(0x00000004) * (0x00000002)]$

$+ (0x00000002)$

$R_3 = 0x0000000A$

i.e. $(4 * 2) + 2$
 $8 + 2 = 10$

b) Explain the different branch instruction of ARM. (04M)

Solⁿ:- A branch instⁿ changes the flow of execution or is used to call a routine. This type of instⁿ allows programs to have subroutines, if-then-else and loops.


The ARM use instruction set includes four different branch instruction.

- 1) Branch (B)
- 2) Branch with link (BL)
- 3) Branch Exchange (BX)
- 4) Branch Exchange with link (BLX)

Syntax:-

- B {<conds>} label
- BL {<conds>} label
- BX {<conds>} ~~Rm~~ Rm
- BLX {<conds>} label Rm

i) Branch (B):- The basic branch instⁿ allows a jump forward or backwards of upto 32 MB.
 A modified version of the branch instⁿ, the branch link allows the same jump but stores the current PC address plus four bytes in the link register (LR)



The branch instruction will jump you to a destination address. The branch link instⁿ jumps to the destination & stores a return address in R14.

The branch instⁿ have 2 other variants called "branch exchange" & "branch exchange with link". These 2 instⁿ perform the same branch operation but also swap instⁿ operation from ARM to THUMB & vice-versa.

2) Branch with link (BL):- The Branch with link (BL) instⁿ is similar to the Branch (B) instⁿ, but overwrites the link register (LR) with a return address. It performs a subroutine call.

c) Explain the following ARM instructions (08M)

i) MOV r₁, r₂ ii) ADDS r₁, r₂, r₄

iii) BIC r₃, r₂, r₅ iv) CMP r₃, r₄, v) UMLAL r₁, r₂, r₃, r₄

Solⁿ:- i) MOV r₁, r₂ ; ~~R₂~~ ← R₂

This instⁿ will move (copy) the content of operand r₂ into operand r₁ without changing the content of operand r₂.

Ex:- Let R₁ = 0x00000000

R₂ = 0x00000011

After execution of this instⁿ

R₁ = 0x00000011

R₂ = 0x00000011

ii) ADDS r_1, r_2, r_4 .

(9)

This instrⁿ adds the value of stored in 2 registers (R_2 & R_4) & stores the result in a third register (R_1) & updates the processor's condition flag based on the result.

→ ADD is the addition

→ S is the suffix that tells the processor to update the condⁿ flags (N, Z, C, V) in the CPSR based on the result.

→ Logic: $R_1 = R_2 + R_4$ (and update flags)

EX:- Let $r_2 = 0x00000005$ (5 in decimal)
 $r_4 = 0x0000000A$ (10 in decimal)

ADDS r_1, r_2, r_4

$r_2 = 0x00000005$

$r_4 = 0x0000000A$

$r_1 = 0x0000000F$

$5 + 10 = 15 (F)$

→ Because of the 'S' suffix, the processor updates the flags

1) Z (Zero): cleared (result is not zero)

2) N (Negative): cleared (result is positive)

3) C (Carry): cleared (no signed overflow)

4) V (overflow): cleared (no signed overflow)

iii) BIC r_3, r_2, r_5

Solⁿ :- BIC is a way to clear bits within a word, a sort of reverse of operand two is a 32 bit mask. If a bit is set in the mask, it will be cleared. Unset mask bits, indicate bits to be left. This is useful when clearing status bit.

This will perform logical AND operation betⁿ operand 1 and complemented value of operand 2.

Ex :- BIC r_3, r_2, r_5

Let $r_3 = 0x00000000$

$r_2 = 0x0000000F$

$r_5 = 0x00000005$

Now R_2 & $\sim R_5$

$r_2 = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1111$

$\sim r_5 = 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1010$

$$\begin{array}{cccccccc}
0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 1010 \\
\hline
0 & 0 & 0 & 0 & 0 & 0 & 0 & A
\end{array}$$

$\therefore r_3 = 0x0000000A$

iv) CMP r_3, r_4

This compare ^{instⁿ} performs subtraction, but does not store the result. The flags are always updated. CMP always allow you to compare the contents of a register with another register or an immediate value, updating the status flags to allow conditional execution to take place.

CMP r_3, r_4 ; Z=1 if $R_0 = R_1$, N=0 if $R_0 > R_1$

v) UMLAL r_1, r_2, r_3, r_4

Solⁿ:- UMLAL \rightarrow unsigned multiply accumulate
long

UMLAL r_1, r_2, r_3, r_4 ", $(r_3 * r_4) + [r_2, r_1]$.

Let $r_3 = 0x00000002$

$r_4 = 0x00000005$

$r_1 = 0x00000003$

$r_2 = 0x00000000$

Execution:

1) multiply $r_3 \times r_4 = 0x00000002 \times 0x00000005$
 $= 0x0000000A$

2) Accumulate : Add initial $[r_2, r_1]$ which is $0+3$
to the product (10)

3) Result : $10 + 3 = 13$ ($0x0000000D$)

$\therefore r_1 = 0x0000000D$

$r_2 = 0x00000000$

Q4. a) Explain the different load store Instⁿ in ARM

Solⁿ:- * Load - Store Instⁿ transfer data betⁿ memory & processor registers. There are 3 types of Load - store Instⁿ (8m)

1) Single - register transfer

2) Multiple - register transfer

3) SWAP.

i) Single - register transfer

* These Instⁿ are used for moving a single data item in & out of a register.

* Here various Load - store Instⁿ are.

Syntax:-

$\langle \text{LDR} | \text{STR} \rangle \{ \langle \text{cond} \rangle \} \{ \text{B} \} R_d, \text{addressing}$

$\text{LDR} \{ \langle \text{cond} \rangle \} \text{SB} | \text{H} | \text{SH} R_d, \text{addressing}$

$\text{STR} \{ \langle \text{cond} \rangle \} \text{H} R_d, \text{addressing}$

LDR — Load word into a register

STR — Save byte or word from a register

LDRB — Load byte into a register

STRB — Save byte from a register

LDRH — Load halfword into a register

STRH — Save halfword into a register

LDRSB — Load signed byte into a register

LDRSH — Load signed halfword into a register

Ex:-

1) LDR r0, [r1]

This instⁿ loads a word from the address stored in register r1 & places it into register r0.

2) STR r0, [r1]

This instⁿ goes the other way by storing the contents of register r0 to the address contained in register r1.

ii) Multiple - Register Transfer

* Load - Store instⁿ can transfer multiple registers betⁿ memory & the processor in a single instⁿ. The transfer occurs from a base address register R_n pointing into memory.

*> Multiple - register transfer instrⁿ are more efficient than single - register transfers for moving blocks of data around memory & saving & restoring context & stacks. (11)

Syntax! -

$\langle \text{LDM} | \text{STM} \rangle \{ \langle \text{conds} \rangle \langle \text{addressing mode} \rangle R_n \} \{ \langle \text{reg} \rangle \}^n$

LDM - Load multiple registers

STM - Save multiple registers.

Addressing mode for Load - Store multiple instrⁿ

IA - Increment after

IB - Increment before

DA - Decrement after

DB - Decrement before

EX! - LDMIA r0!, {r1-r3}

Let r0 = 0x00080010

r1 = 0x00000000

r2 = 0x00000000

r3 = 0x00000000

After execution

r0 = 0x0008001C

r1 = 0x00000001

r2 = 0x00000002

r3 = 0x00000003

iii) SWAP Instruction

*> This will swap the content of memory with the contents of a register

Syntax! - SWIP{B} { <conds > } R_d, R_m, [R_n]

SWP - swap a word betⁿ memory & register.

SWPB - swap a byte betⁿ memory & register.

Ex! - SWP r0, r1, [r2]

Let r0 = 0x00000000

r1 = 0x11112222

r2 = 0x00009000

let memory = 0x12345678

After execution r0 = 0x12345678

r1 = 0x11112222

r2 = 0x00009000

memory = 0x11112222

b) With an example, explain full descending stack operations. (07m)

Solⁿ! - * The ARM architecture uses the load-store multiple instⁿ to carry out stack operations.

* The pop operation (removing data from a stack) uses a load multiple instⁿ. Similarly push operation (placing data onto the stack) uses a store multiple instⁿ.

* When you use a full stack (F), the stack pointer sp points to an address that is the last used or full location.

* In contrast, if you use an empty stack (E), the sp points to an address that is the first unused or empty location.

* A stack is either ascending (A) or descending (D). Ascending stacks grow towards higher memory addresses; in contrast, descending stacks grow towards lower memory address.

*> Addressing modes for stack operation.

Addressing mode

Description

FA

Full ascending

FD

Full descending

EA

empty ascending

ED

empty descending

*> The LDMFD & STMFD instructions provide the pop and push functions respectively.

EX! - with full descending.

STMFD SP!, {r1, r4}

Let r1 = 0x00000002

r4 = 0x00000003

SP = 0x00080014

After execution

r1 = 0x00000002

r4 = 0x00000003

SP = 0x0008000C

Pre!

Address	data
0x80018	0x00000001
0x80014	0x00000002
0x80010	Empty
0x8000C	empty

After!

Address	data
0x80018	0x00000001
0x80014	0x00000002
0x80010	0x00000003
0x8000C	0x00000002

c) Develop an ALP to find the sum of first 10 integer numbers. (5m)

Soln:-

Label Field	Mnemonic Field	Comments Field
AREA INTSUM, CODE, READONLY	ENTRY	; Mark 1st instn to execute
	MOV R1, #10	; Load 10 to register
	MOV R2, #0	; Empty R2 register to store result
	LOOP ADD R2, R2, R1	; ADD the content of R1 with the result at R2
	MUL R3, R1, R2	; multiplication
	SUBS R1, #0x01	; Decrement R1 By 1
	BNE LOOP	; Repeat till R1 goes to zero
HERE	B HERE	
	END	

Module-3

Q5. a) List out basic C data types used in ARM.
Develop a C prgm to obtain checksum of a data packet containing 64 words & write the compiler o/p for the above function. (8M)

Soln:- C data types used in ARM

C Data type

Char

Short

int

Long

Long-long

Implementation

unsigned 8-bit byte

signed 16-bit half word

signed 32-bit word

signed 32-bit word

signed 64-bit double word.

C-program to obtain checksum of data packet containing 64 words.

```

int checksum_val(int *data)
{
  char i;
  int sum = 0;
  for (i = 0; i < 64; i++)
  {
    sum += data[i];
  }
  return sum;
}

```

The compiler O/P for this function is:

checksum_val

```

MOV r2, r0          ; r2 = data
MOV r0, #0          ; sum = 0
MOV r1, #0          ; i = 0

```

checksum_val-loop

```

LDR r3, [r2, r1, LSL #2] ; r3 = data[i]
ADD r1, r1, #1          ; r1 = i + 1
AND r1, r1, #0xff       ; i = (char)r1
CMP r1, #0x40           ; compare i; 64
ADD r0, r0, r3          ; sum += r3
BCC checksum_val-loop  ; if (i < 64) loop
MOV PC, r14             ; return sum

```

b) Explain the C-looping structures in ARM. (8M)

Solⁿ: - The most efficient ways to code for and while loops on the ARM. There are 2 types.

- i) Loops with a fixed no. of iterations
- ii) Loops with a variable no. of iterations.
- iii) Loop unrolling

i) Loops with a fixed no. of iterations :- It is most efficient way to write a for loop on the ARM, Let us return to our checksum example & look at the looping structure.

The compiler treats a loop with incrementing r.e count i++

```
int checkSum - V5 (int *data)
{
    unsigned int i;
    int sum = 0;
    for (i = 0; i < 64; i++)
    {
        sum += *(data++);
    }
    return sum;
}
```

This compiles to

checkSum - V5

MOV r2, r0

; r2 = data

MOV r0, #0

; sum = 0

MOV r1, #0

; i = 0

checkSum - V5 - loop

LDR r3, [r2], #4

; r3 = *(data++)

ADD r1, r1, #1

; i++

(14)

```

CMP r1, #0x40      ; compare i, 64
ADD r0, r3, r0     ; sum += r3
BCC checksum_us_loop ; if (i < 64) goto loop
MOV pc, r14       ; return sum
  
```

It takes 3 instⁿ to implement the for loop structure:

- * An ADD to increment i
- * A compare to check if i is less than 64
- * A conditional branch to continue the loop
if $i < 64$
- * A sub to decrement the loop counter, which also sets the condⁿ code flag on the result.
- * A conditional branch instⁿ.

ii) Loops using a variable No. of iterations!

In this case a do-while loop gives better performance & code density than a for loop.

EX:- We pass in a variable N giving the variable no. of iterations as an argument & count down N until $N=0$, no need of extra loop counter i .

```

int checksum_us (int *data, unsigned int N)
{
    int sum = 0;
    do
    {
        sum += *(data++);
    } while (--N != 0);
    return sum;
}
  
```

The compiler o/p is .

```

checksum_us
MOV r2, #0 ; sum = 0
  
```

Checksum - V8 - loop

```
LDR r3, [r0], #4 ; r3 = * (data++)  
SUBS r1, r1, #1 ; r1-- and set flags  
ADD r2, r3, r2 ; Sum += r3
```

```
BNE checksum - V8 - loop ; if (r1 != 0) goto loop
```

```
MOV r0, r2 ; r0 = sum
```

```
MOV PC, r14 ; return r0
```

iii) Loop unrolling: - While implementing the loop, there are some additional instrⁿ in addⁿ to body of the loop :: A sub to decrement the loop count and a conditional branch. These instrⁿ are called loop overhead. We can save some of these cycles by ~~re~~ unrolling a loop, means, repeating the loop body several times, & reducing the no. of loop iterations by the same proportion.

c) Explain pointer aliasing in ARM. (4M)

Solⁿ: - Two pointers are said to alias when they point to the same address. That means, if we write to one pointer, it will affect the value we read from the other pointer. In funⁿ, the compiler often does not know which pointer cause aliasing & which pointer not.

EX: - Function increments two timer values by a step amount;

```
void timer - V1 (int * timer1, int * timer2, int * step)  
{  
  *timer1 += *step;  
  *timer2 += *step;  
}
```

This compiles to
timers - v1

```

LDR r3, [r0, #0] ; r3 = *timer1
LDR r12, [r2, #0] ; r12 = *step
ADD r3, r3, r12 ; r3 += r12
STR r3, [r0, #0] ; *timer1 = r3
LDR r0, [r1, #0] ; r0 = *timer2
LDR r2, [r2, #0] ; r2 = *step
ADD r0, r0, r2 ; r0 += r2
STR r0, [r1, #0] ; *timer2 = r0
MOV pc, r14 ; return

```

If the pointer timer1 and step alias then different step value will be added to timer2. This can be avoided by creating a new local variable to hold the value of state -> step so the compiler only performs a single load.

```

void timer_v3 (State * state, Timers * timers)
{
  int step = state -> step;
  timers -> timer1 += step;
  timers -> timer2 += step;
}

```

Q.6.a) With an example, explain function calls in ARM.

Solⁿ:- The ARM procedure Call Standard (APCS) ^(8m) defines how to pass functions arguments and return values in ARM registers.



Four Register Rule:

The 1st four integer arguments are passed into the 1st four ARM registers: r0, r1, r2 & r3.

Subsequent integer arguments are placed on the full descending stack. Function return integer value are passed in r0.

Two-word arguments such as long long or double are passed in a pair of consecutive argument registers & returned in r0, r1.

ATPCS argument Passing



If our c funⁿ needs more than 4 arguments, it is always more efficient, if we group related

arguments into structures & pass on struct-⁽¹⁶⁾
- we point rather than using multiple arguments.

Ex:- Insert N bytes (from Array data) into a queue

Case 1: 5 Arguments

```
char * queue - bytes - N1 C
```

```
char * Q_start,
```

```
char * Q_end,
```

```
char * Q_ptr,
```

```
char * data,
```

```
unsigned int N)
```

```
{
```

```
do
```

```
{
```

```
* (Q_ptr++) = * (data++);
```

```
if (Q_ptr == Q_end)
```

```
{
```

```
Q_ptr = Q_start;
```

```
}
```

```
} while (--N);
```

```
return Q_ptr;
```

```
}
```

This compiles to

```
queue - bytes - N1
```

```
STR r14, [r13, # -4];
```

```
r12, [r13, #4]
```

```
queue - N1 - loop
```

```
LDRB r14, [r3], #1
```

```
STRB r14, [r2], #1
```

```
EMP r2, r1
```

```
MOVEQ r2, r0
SUBS r12, r12, #1
BNE queue - V1 - loop
MOV r0, r2
LDR PC, [r13], #4
```

b) Explain register allocation in ARM. (07M)

Solⁿ :- The compiler attempts to allocate a processor register to each local variable you use in a 'c' function. It will try to use the same register for different local variables if the use of the variables do not overlap. When there are more variables ~~do not~~ than available registers, the compiler stores the excess variables on the processor stack. These variables are called spilled or swapped out variables. Spilled variables are slow to access compared to variables allocated to registers.

To implement a function efficiently, we need to

- *> minimize the no. of spilled variables
- *> ensure that most important & frequently accessed variables are stored in registers.

The below table shows the std register names and usage when following the ARM-Thumb procedure call standard (ATPCS), which is used in code generated by C-compilers.

C-compiler register usage

Register Number	Alternative Register Names	ATPCS register Usage
r0	a1	Argument registers. These hold the first four fun ⁿ arguments on a fun ⁿ call and the return value on a function return.
r1	a2	
r2	a3	
r3	a4	
r4	v1	General variable registers: The fun ⁿ must preserve the callee values of these registers.
r5	v2	
r6	v3	
r7	v4	
r8	v5	
r9	v6 Sb	The r9 holds the static base address
r10	v7 SL	The r10 holds the stack limit address
r11	v8 FP	The fun ⁿ must preserve the callee value of this register except when compiling using a frame pointer
r12	ip	A general scratch register that the fun ⁿ can corrupt, it is useful as a scratch register for fun ⁿ veneers or other intra-procedure call requirements
r13	sp	The stack pointer, pointing to the full descending stack
r14	lr	The link register. On a fun ⁿ call this holds the return address
r15	pc	The program Counter

c) Write a brief note on portability issues when porting C code to ARM. (5M)

Solⁿ! - Here is a summary of the issues you may encounter when porting C-code to the ARM.

i) The char type:-

On the ARM, char is unsigned rather than signed as for many other processors. A common problem concerns loops that use a char loop counter "i" and the continuation condⁿ $i \geq 0$, they become infinite loops. In this situation, armcc produces a warning of unsigned comparison with zero. You should either use a compiler option to make char signed or change loop counters to type int.

ii) The int type:-

Some older architectures use a 16-bit int, which may cause problems when moving to ARM's 32-bit int type although this is ~~not~~ rare nowadays. Note that expressions are promoted to an int type before evaluation.

iii) Unaligned data pointers:

Some processors support the loading of short & int typed values from unaligned addresses. A C-program may manipulate pointers directly. So that they become unaligned.

iv) Endian assumptions:-

C-code may make assumptions about the endianness of a memory sym.

Ex:- by casting a char * to an int *,

If you configure the ARM for the same endianness the code is expecting, then there is no issue. Otherwise, you must remove endian-dependent code sequences & replace them by endian-independent ones.

v) Function Prototyping :-

The armcc compiler passes argument narrow, that is, reduced to the range of the argument type. If functions are not prototyped correctly, then the funⁿ may return the wrong answer. Other compilers that pass arguments wide may give the correct answer even if the function prototype is incorrect. Always use ANSI prototypes.

vi) Use of bit-fields :-

The layout of bits within a bit-field is implementation & endian dependent. If C-code assumes that bits are laid out in a certain order, then the code is not portable.

Module-4


Q7. a) Explain the ARM processor exceptions & modes, vector table and exception priorities. (10m)

Solⁿ:- An exception is any condition that needs to halt the normal sequential execution of instⁿ.

ARM Processor Exception & Modes:-

When an exception occurs, the core enters a specific mode. The ARM processor modes can be entered manually by changing the CPSR.

When an exception occurs the ARM processor always switches to ARM state.



The user and system mode are the only 2 modes that are not entered by an exception.

When an exception causes a mode change, the core automatically

- * Saves the CPSR to the SPSR of the exception mode
- * Saves the PC to the LR of the exception mode.

- * sets the cpsr to the exception mode
- * sets pc to the address of the exception handler.

Vector table:- The vector table is a table of address that ARM core branches to when an exception is raised. These address contain branch instructions. The memory map address 0x00000000 is reserved for the vector table, a set of 32-bit words.

On some processors the vector table can be optionally located at a higher address in memory (starting at the offset of 0xffff0000).

<u>Exception</u>	<u>Mode</u>	<u>Vector table offset</u>
Reset	SVC	+0x00
Undefined Inst ⁿ	UND	+0x04
Software Interrupt (SWI)	SVC	+0x08
Prefetch abort	ABT	+0x0C
Data Abort	ABT	+0x10
Not assigned	—	+0x14
IRQ	IRQ	+0x18
FIQ	FIQ	+0x1C

The branch instructions are:

- 1) B <address>
- 2) LDR PC, [PC, #offset]
- 3) LDR PC, [PC, #0xf0]
- 5) MOV PC, #immediate.

Exception priorities :-

Exceptions can occur simultaneously, so the processor has to adopt a priority mechanism. Each exception is dealt with according to the priority level set out.

<u>Exceptions</u>	<u>Priority</u>	<u>I bit</u>	<u>F bit</u>
Reset	1	1	1
Data Abort	2	1	-
Fast Interrupt Request	3	1	1
Interrupt Request	4	1	-
Prefetch Abort	5	1	-
Software Interrupt	6	1	-
Undefined Inst ⁿ	6	1	-

- 1) Reset :- exception is the highest priority & it occurs when power is applied to the processor.
- 2) Data abort occurs when the memory controller or MMU indicates that an invalid memory address has been accessed or when current code attempts to read or write to memory without the correct access permission.
- 3) Fast Interrupt Request :- occurs when an external peripheral sets the FIQ pin to nFIQ.
- 4) Interrupt Request occurs when external peripheral sets the IRQ pin to nIRQ.
- 5) Prefetch Abort exception :- occurs when an attempt to fetch an instⁿ results in a memory fault.

6) Software Interrupt (SWI) occurs when the SWI instrⁿ is executed & none of the other higher-priority exceptions have been flagged

7) Undefined instrⁿ :- occurs when an instrⁿ not in the ARM or Thumb instrⁿ set reaches the execute stage of the pipeline & none of the other exceptions have been flagged.

b) Explain the interrupts in ARM. (10M)

Soln:- Interrupts:- There are 2 types of interrupts available on the ARM processor. The first type of interrupt causes an exception raised by an external peripheral - namely IRQ & FIQ. The 2nd type is a specific instrⁿ that causes an exception - the SWI instrⁿ. Both of types suspend the normal flow of a pgm.

→ Assigning Interrupts

→ Interrupt Latency

→ IRQ & FIQ exceptions

→ Basic Interrupt stack design & implementⁿ.


Assigning Interrupts :-

A system designer can decide which hardware peripheral can produce which interrupt request. This decision can be implemented in h/w & s/w and depends upon the embedded soft^m being used.

An interrupt controller connects multiple external interrupts to one of the 9 ARM

Interrupt requests. Sophisticated controllers can be programmed to allow an external interrupt source to cause either an IRQ or FIQ exception.

Interrupt Latency :- Interrupt latency depends on a combination of h/w & s/w. sym architectures must balance the sym design to handle multiple simultaneous interrupt sources & minimize interrupt latency.



IRQ & FIQ Exceptions :-


They only occur when a specific interrupt mask is cleared in the CPSR. The ARM processor will continue executing the current instrn in the execution stage of the pipeline before handling the interrupt.

It goes through following procedure


- 1) The processor changes to a specific interrupt request mode, which being raised.

- 2) The previous modes cpsr is saved into the spsr of the new interrupt request mode.
- 3) The pc is saved in the lr of the new interrupt request mode.
- 4) Interrupts are disabled either IRQ or both exceptions are disabled in the cpsr.
- 5) The processor branches to a specific entry in the vector table.

EX:-



Fast Interrupt Request (FIQ)



Q 8. a) Explain the ARM firmware suite and red had redboot. (10M)

Solⁿ:- ARM has developed a firmware package called the ARM Firmware Suite (AFS). AFS is designed purely for ARM-based embedded systems. It provides support for a no. of boards & processors including the Intel KScale & Strong ARM Processors. The package includes two & major pieces of technology a Hardware Abstraction layer called μ HAL and a debug monitor called Angel.

μ HAL provides a low level device driver framework that allows it to operate over different commⁿ devices (for example, USB, Ethernet, serial). It also provides a std API. Consequently when a port takes place, the various h/w specific parts must be implemented in accordance with the various μ HAL API funⁿ.

μ HAL supports these main features:

- *> System initialization:- setting up the target platform and processor core. Depending upon the complexity of the platform, this can either be a simple or complicated task.
- *> Polled serial driver:- used to provide a basic method of commⁿ with a host.
- *> LED support:- allows control over the LEDs for simple user feedback. This provides an application the ability to display operational status.

- * Timer Support :- allows a periodic interrupt to be set up. This is essential for pre-emptive context switching operating systems that require this mechanism.
- * Interrupt controllers :- support for different interrupt controllers.

The second technology, Angel, allows communication between a host debugger & a target platform. It allows you to inspect & modify memory, download and execute images, set breakpoints, & display processor register contents. All this control is through the host debugger. The Angel debug monitor must have access to the SWI & IRQ or FIQ vectors.

Angel uses SWI instructions to provide a set of APIs that allows a program to open, read & write to a host file system. IRQ/FIQ interrupts are used for communication purpose with the host debugger.

Red HAT RedBOOT :-

Red Boot is a firmware tool developed by Red Hat. It is provided under an open source license with no royalties or upfront fees. Redboot is designed to execute on different CPUs for instances, ARM, etc. It provides both debug capability through GDB debugger as well as boot loader. The Red Boot S/W core is based on a HAL. Redboot supports these main features.

- a) Communication - Configuration is over serial or Ethernet. For serial, X-modem protocol is used for communication with the GDB. For ethernet, TCP is used.

*> Flash Rom memory Management :- provides a set of filing sym routines that can download, update and erase image in flash ROM. also images can be either compressed or uncompressed.

*> Full operating sym support :- supports the loading and booting of Embedded linux, Red Hat ecos & many other popular operating sym.

b) Explain the sandstone directory layout & sandstone code structure. (10M)

Solⁿ :- Sandstone Directory Layout :-

Sandstone can be found on ~~our~~ ^{the} website. If you take a look at sandstone, you will see that the directory structure as in fig.

Table 1 :-

Feature	Configuration
Code	ARM instr ⁿ only
Toolchain	ARM Developer Suite 1.2
Image size	700 bytes
Source memory	17KB
	remapped

Fig : Summary of Sandstone




Fig : Sandstone directory layout.

The sandstone source file sand.s is located under the sand/build/src directory.

The object file produced by the assembler is placed under the build/obj directory. The object file is then linked & the final sandstone image is placed under the sand/build/image directory.

This image includes both the sandstone code & the payload. The payload image, the image that is loaded & booted by sandstone is found under the sand/payload directory.

Sand Stone Code Structure :

sandstone consists of a single assembly file. The file structure is broken down into a no. of steps, where each step corresponds to a stage in the execution flow of sandstone.

Step	Description
1	Take the Reset exception
2.	Start initializing the hardware
3.	Remap memory
4.	Initialize comm ⁿ hardware
5.	Boot loader - copy payload & relinquish control

Fig:- Sand Stone execution flow.

Module - 5

Q9. a) Explain the basic architecture of a cache memory and basic operation of a cache controller. (10M)

Solⁿ: - Basic architecture of a cache memory :-

A simple cache memory is shown in fig.

It has 3 main parts

1) A directory store

2) A data section

3) Status information.

All 3 parts of the cache memory are present for each cache line. The cache must know where the information stored in a ~~the~~ cache line originates from in main memory. It uses a directory store to hold the add^r identifying where the cache line was copied from main memory. The directory entry is known as a cache-tag.

A cache memory must also store the data read from the main memory.

There are also status bits in cache memory to maintain state information. Two common bits are the valid bit & dirty bit. A valid bit marks a cache line as active, meaning it contains live data originally taken from main memory & is currently available to the processor core on demand. A dirty bit defines whether or not a ~~the~~ cache line contain data that is different from the value it represents in main memory.




Figure 14.4 A 4 KB cache consisting of 256 cache lines of four 32-bit words.

Basic operation of a cache controller :-


- *> The cache controller is h/w that copies code or data from main memory to cache memory automatically.
- *> It performs this task automatically to conceal cache operation from the slw it supports.
- *> Thus same appⁿ software can run unaltered on sym with & without a cache.
- *> The cache controller intercepts read & write memory requests before passing them on to the memory controller.
- *> It processes a request by dividing the addr^s of the request into 3 fields, the tag field, the set index field & the data index field.
- *> First the controller uses the set index portion of the address to locate the cache line within the cache memory that might hold requested

- *> This cache line contains the cache - tag & status bits, which the controller uses to determine the actual data stored there.
- *> The controller then checks the valid bit to determine if the cache line is active & compares the cache-tag to the tag field of the requested addr.
- *> If both the status check & comparison succeed, it is a cache hit.
- *> If either the status check or comparison fails, it is a cache miss.
- *> On a ~~cache~~ cache miss, the controller copies an entire cache line from main memory to cache memory & provide the requested code or data to the proc.
This copying of cache line from main memory to cache memory is called cache line fill.
- *> On a cache hit, the controller supplies the code or data directly from cache memory to the processor.

b) with a neat diagram, explain a 4KB, four way set associative cache. (10M)

Solⁿ :- *> This structural design feature is a change that divides the cache memory into smaller equal units called way.

- *> Fig shows 4KB cache, however, the set index now addr more than one cache line - it points to one cache line in each way.
- *> Instead of one way of 256 lines, the cache has 4 ways of 64 lines.



~~Figure 10.10~~ A 4 KB, four-way set associative cache. The cache has 256 total cache lines, which are separated into four ways, each containing 64 cache lines. The cache line contains four words.

- *> The 4 cache line with the same set index are said to be in the same set, which is the origin of the name "Set Index".
- *> The set of cache lines pointed to by the set index are set associative.
- *> A data or code block from main memory can be allocated to any of the 4 ways in a set without affecting program behaviour,
- *> Two sequential blocks from main memory can be stored as cache lines in the same way or two different ways.
- *> The size of the area of main memory that maps to cache is now 1KB instead of 4B.
- *> This means that the likelihood of mapping cache line is $1/4^{th}$ less likely to be evicted.

- *> A routine B, & the data array would establish unique places in the 4 available locations in a set.
- *> This assumes that the size of each routine & the data are less than the new smaller 1KB area that maps from main memory.

Q.10. a) Explain the write buffers & measuring cache efficiency. (08m)

Solⁿ:- Write Buffers:-

- *> A write Buffer is a very small, fast FIFO memory buffer that temporarily holds data that the processor would normally write to main memory.
- *> In a sym without a write buffer, the processor writes directly to main memory.
- *> In a sym with a write buffer, data is written at high speed to the FIFO & then emptied to slower main memory.
- *> The write buffer reduces the processor time taken to write small blocks of sequential data to main memory.
- *> A write buffer also improves cache performance the improvement occurs during cache line evictions.
- *> Data written to the write buffer is not available for reading until it has exited the write buffer to main memory.

- * The same holds true for an evicted cache line: it too cannot be read while it is in the write buffer.
- * This is one of the reasons that the FIFO depth of a write buffer is usually quite small, only a few cache lines deep.
- * Some write buffers are not strictly FIFO buffers.
- * Coalescing is also known as write merging, write collapsing or write combining.

Measuring Cache Efficiency :-

There are 2 terms used to characterize the cache efficiency of a program: The cache hit rate and the cache miss rate.

- * The hit rate is the no. of cache hits divided by the total no. of memory requests over a given time interval. The value is expressed as a %.

$$\text{hit rate} = \frac{\text{cache hits}}{\text{memory requests}} \times 100$$

- * The miss rate is similar in form. The total cache misses divided by the total no. of memory requests expressed as a percentage over a time interval.
- * The hit rate & miss rate can measure reads, writes or both, which means that the terms can be used to describe performance information in several ways.

- * Two other terms used in cache performance measurement are the hit time - the time it takes to access a memory location in the cache & the miss penalty - the time it takes to load a cache line from the main memory into cache.

b) Explain the cache Policy. (12M)

Soln: - Cache Policy:-

There are 3 policies that determine the operation of a cache

- i) The write policy → which determines where data is stored during processor write operation
- ii) The replacement policy → where this policy selects the cache line in a set that is used for the next line fill during a cache miss.
- iii) The allocation policy → determines when the cache controller allocates a cache line.

i) Write Policy:-

- * When the processor core writes to memory, the cache controller has two alternatives for its write policy.
- * The controller can write to both cache & main memory, updating the values in both locations, this approach is known as write through.
- * The cache controller can write to cache memory & not update the main memory, this is called writeback or copy back.

ii) Cache line Replacement Policy:-

- * On a cache miss, the cache controller must select a cache line from the available set in cache memory to store the new information from main memory.
- * The cache line selected for replacement is known as a victim.
- * If victim contains valid, dirty data, the controller must write the dirty data from the cache memory to main memory before it copies new data into the victim cache line.
- * This process of selecting & replacing a victim cache line is known as eviction.
- * The strategy implemented in a cache controller to select the next victim called its replacement policy.
- * The replacement policy selects a cache line from the available associative member set, i.e. it selects the way to use in the next cache line replacement.

iii) Allocation Policy on a Cache Miss

- * There are two strategies ARM caches may use to allocate a cache line after the occurrence of a cache miss.
- * The first strategy is called read-allocate
- * The second strategy is called read-write-allocate
- * A read allocate on cache miss policy allocates a cache line only during a read from main memory.

- *> If the victim cache line contains a valid data, then it is written to main memory before the cache line is filled with new data.
- *> A read-write allocate on cache miss policy allocates a cache line for either a read or write to memory.
- *> Any load or store operation made to main memory, which is not in cache memory, allocates a cache line.
- *> On memory reads the controller uses a read-allocate policy.
- *> On a write, the controller also allocates a cache line.
- *> If the victim cache line contains valid data then it is first written back to main memory before the cache controller fills the victim cache line with new data from main memory.
- *> If the cache line is not valid, it simply does a cache line fill.
- *> After the cache line is filled from main memory, the controller writes the data to the corresponding data location within the cache line.
- *> The cached core also updates main memory if it is a write-through cache.

Prepared By:




(Nancy P.)

KLS UDIT, Haliyal


02/03/20

HOD [KLS UDIT, Haliyal]


2/3/20

DEAN ACADEMICS